

4

3

2

1

D

C

B

A


D

C

B

A


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
**	RELEASE FOR MANUFACTURING	03/20/06	DFK



DRILL CHART				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
.	10.0	+0.003 -0.010	PLATED	65
.	20.0	0.003	PLATED	4
.	35.0	0.003	PLATED	56
.	40.0	0.003	PLATED	5
.	43.0	0.003	PLATED	3
O	128.0	0.003	NON-PLATED	2

NOTES: UNLESS OTHERWISE SPECIFIED

- MATERIAL:
  - EPOXY GLASS LAMINATE AND PREPREG, TYPE FR-4.
  - USE HTE COPPER 1/2 oz. COPPER FOIL EXTERNAL LAYERS AND 1 oz. COPPER FOIL FOR INTERNAL LAYERS, UNLESS OTHERWISE SPECIFIED IN STACK VIEW.
  - OVERALL METAL TO METAL THICKNESS .063 +/- 10%
- DRILLING:
  - DIAMETERS IN DRILL TABLE ARE FINISHED HOLE SIZES +/- .003. UNLESS OTHERWISE SPECIFIED IN DRILL TABLE.
  - TEARDROP ALLOWED ON ENTRY OF VIA ON EVERY TRACE LAYER.
- PLATING:
  - COPPER PLATING IN THRU-HOLES .001 min.
- MARKING:
  - SILKSCREEN IN WHITE NON-CONDUCTIVE EPOXY INK ON PRIMARY SIDE OF THE BOARD OR BOTH SIDES IF APPLICABLE.
  - FABRICATOR TO ETCH DATE CODE AND LOGO ON SECONDARY SIDE.
- FINAL FABRICATION:
  - SOLDERMASK PRIMARY AND SECONDARY SIDE OF BOARD USING LIQUID PHOTOIMAGABLE MASK MATERIAL OVER BARE COPPER PER IPC-SM-840. MASK ARTWORKS PROVIDED ARE 1:1 SOLDERMASK COLOR \*\*GREEN\*\*.
- WHEN REQUIRED, COPPER FINISH SHALL BE FINISHED TIN-LEAD (60-40 MIN) HASL.
- BOARDS SHALL BE PURCHASED FROM UL RECOGNIZED VENDORS ONLY AND SHALL BE MARKED IN COPPER ON SECONDARY SIDE OF BOARD WITH VENDORS UL IDENTIFICATION, FLAMABILITY RATING (94-V0), AND DATE CODE (WWYY).
- MANUFACTURE BOARD TO BE IN ACCORDANCE WITH PERFORMANCE STANDARD IPC-6011/6012 CLASS 2 BOARD TO BE INSPECTED PER IPC-600-A CLASS 2.
- MAXIMUM WRAP OR TWIST SHALL NOT EXCEED .010 in/in.




UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON: 2 PL DECIMALS +/- .010 3 PL DECIMALS +/- .005 THIRD ANGLE PROJECTIONS	SIGNATURES	DATE	12230 World Trade Drive #200 San Diego, CA 92128 (858) 613-7931	
	DRAWN ZMK	03/13/06	CYPRESS SEMICONDUCTOR FABRICATION DRAWING CY3210-27002 POD MODULE DESIGN	
	CHECKED ECU	03/20/06		
	ENGRG DFK	03/20/06	SIZE C	FSCM NO
ISSUED				REV **
CYPRESS PROPRIETARY THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS CYPRESS SEMICONDUCTOR PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY CYPRESS.		SCALE: 1/1	SHEET: 1 OF 1	

4

3


2

1




PDC-9310 REV \*\* PRIMARY SIDE

PDC-9310 REV \*\* PRIMARY SILKSCREEN



PDC-9310 REV\*\* LAYER 2 GND



PDC-9310 REV\*\* LAYER 3 VCC

BDC-0310 REV \*\* SECONDARY SIDE

BDC-0310 REV \*\* SECONDARY SILKSCREEN

