

SCES124L - DECEMBER 1997 - REVISED APRIL 2005

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 6 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)


SN54LV125A . . . J OR W PACKAGE SN74LV125A . . . D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)



SN74LV125A . . . RGY PACKAGE (TOP VIEW)



SN54LV125A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

The 'LV125A quadruple bus buffer gates are designed for 2-V to 5.5-V V_{CC} operation.

These devices feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.

ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	SN74LV125AN	SN74LV125AN
	QFN – RGY	Reel of 1000	SN74LV125ARGYR	LV125A
	colo D	Tube of 50	SN74LV125AD	11/4054
	SOIC - D	Reel of 2500	SN74LV125ADR	LV125A
4000 1- 0500	SOP - NS	Reel of 2000	SN74LV125ANSR	74LV125A
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74LV125ADBR	LV125A
		Tube of 90	SN74LV125APW	
	TSSOP - PW	Reel of 2000	SN74LV125APWR	LV125A
		Reel of 250	SN74LV125APWT	
	TVSOP - DGV	Reel of 2000	SN74LV125ADGVR	LV125A
	CDIP – J	Tube of 25	SNJ54LV125AJ	SNJ54LV125AJ
-55°C to 125°C	CFP – W	Tube of 150	SNJ54LV125AW	SNJ54LV125AW
	LCCC - FK	Tube of 55	SNJ54LV125AFK	SNJ54LV125AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCES124L - DECEMBER 1997 - REVISED APRIL 2005

description/ordering information (continued)


To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

FUNCTION TABLE (each buffer)

INP	UTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z

logic diagram (positive logic)





Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.



SN54LV125A, SN74LV125A QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCES124L - DECEMBER 1997 - REVISED APRIL 2005

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ _{JA} (see Note 3): D package	86°C/W
(see Note 3): DB package	96°C/W
(see Note 3): DGV package	127°C/W
(see Note 3): N package	80°C/W
(see Note 3): NS package	76°C/W
(see Note 3): PW package	113°C/W
(see Note 4): RGY package	47°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SN54LV125A, SN74LV125A QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCES124L - DECEMBER 1997 - REVISED APRIL 2005

recommended operating conditions (see Note 5)

			SN54L	V125A	SN74L	.V125A	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
١.,	LPak Java Parastasakana	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} ×0.7		$V_{CC} \times 0.7$		V
VIH	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		V _{CC} = 2 V		0.5		0.5	
١.,	Law law diameterate na	V _{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$.,
VIL	Low-level input voltage	V _{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		V _{CC} = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
.,	Output will a ma	High or low state	0	₩ Vcc	0	VCC	V
VO	Output voltage	3-state	0 /	5.5	0	5.5	V
		V _{CC} = 2 V	2	-50		-50	μΑ
۱.	LPak lavel autout aumont	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	20	-2		-2	
ЮН	High-level output current	V _{CC} = 3 V to 3.6 V	Q	-8		-8	mA
		V _{CC} = 4.5 V to 5.5 V		-16		-16	
		V _{CC} = 2 V		50		50	μΑ
۱.	Law law day at autom tangent	V _{CC} = 2.3 V to 2.7 V		2		2	
lOL	Low-level output current	V _{CC} = 3 V to 3.6 V		8		8	mA
		V _{CC} = 4.5 V to 5.5 V		16		16	
		V _{CC} = 2.3 V to 2.7 V		200		200	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20		20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES124L - DECEMBER 1997 - REVISED APRIL 2005

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

24244555	TEGT 001101T10110	.,	SN5	4LV125A		SN74	LV125A	i	
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			
V	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			V
VOH	$I_{OH} = -8 \text{ mA}$	3 V	2.48			2.48			V
	I _{OH} = -16 mA	4.5 V	3.8	N. S.		3.8			
	I _{OL} = 50 μA	2 V to 5.5 V		N.	0.1			0.1	
V	I _{OL} = 2 mA	2.3 V		8	0.4			0.4	V
V _{OL}	I _{OL} = 8 mA	3 V		4	0.44			0.44	V
	I _{OL} = 16 mA	4.5 V	<i>7</i> / _G		0.55			0.55	
ΙĮ	V _I = 5.5 V or GND	0 to 5.5 V	08		±1			±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V	Q.		±5			±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μΑ
l _{off}	V_I or $V_O = 0$ to 5.5 V	0			5	·		5	μΑ
	V V OND	3.3 V		1.6			1.6	·	. [
C _i	V _I = V _{CC} or GND	5 V		1.6			1.6		pF

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD CAPACITANCE	T,	T _A = 25°C		SN54LV125A		SN74LV125A		
PARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd	А	Υ			6.8*	13*	1*	15.5*	1	15.5	
t _{en}	ŌĒ	Y	C _L = 15 pF		7*	13*	1*	15.5*	1	15.5	ns
^t dis	ŌĒ	Υ			5.1*	14.*7	1*	17*	1	17	
^t pd	А	Υ			8.7	16.5	15	18.5	1	18.5	
t _{en}	ŌĒ	Y	C 50 pF		8.8	16.5	70	18.5	1	18.5	20
^t dis	ŌĒ	Υ	C _L = 50 pF		7.3	18.2	& 1	20.5	1	20.5	ns
t _{sk(o)}]			2				2	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	T,	Վ = 25° C	;	SN54L	/125A	SN74L	/125A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{pd}	А	Υ			4.8*	8*	1*	9.5*	1	9.5	
t _{en}	ŌĒ	Υ	C _L = 15 pF		4.8*	8*	1*	9.5*	1	9.5	ns
^t dis	ŌĒ	Υ			4.1*	9.7*	1*	11.5*	1	11.5	
^t pd	А	Υ			6.1	11.5	15	13	1	13	
t _{en}	ŌĒ	Y	C 50 pF		6.2	11.5	70	13	1	13	20
^t dis	ŌE	Υ	C _L = 50 pF		5.5	13.2	D W ₂	15	1	15	ns
^t sk(o)						1.5				1.5	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



SN54LV125A, SN74LV125A QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCES124L - DECEMBER 1997 - REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T,	ղ = 25°C	;	SN54L	V125A	SN74L\	/125A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd	Α	Υ			3.4*	5.5*	1*	6.5*	1	6.5	
t _{en}	ŌĒ	Y	C _L = 15 pF		3.4*	5.1*	1*	6*	1	6	ns
^t dis	ŌĒ	Υ			3.2*	6.8*	1*	8*	1	8	
t _{pd}	Α	Υ			4.3	7.5	15	8.5	1	8.5	
t _{en}	ŌE	Υ	C _I = 50 pF		4.4	7.1	7	8	1	8	ns
^t dis	ŌĒ	Y	OL = 50 pr		4	8.8	& 1	10	1	10	115
tsk(o)						1				1	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 6)

	DADAMETED	SN	SN74LV125A			
	PARAMETER	MIN	TYP	MAX	UNIT	
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.4	0.8	V	
V _{OL} (V)	Quiet output, minimum dynamic V _{OL}		-0.3	-0.8	V	
V _{OH(V)}	Quiet output, minimum dynamic VOH		3		V	
V _{IH} (D)	High-level dynamic input voltage	2.31			V	
V _{IL(D)}	Low-level dynamic input voltage			0.99	V	


NOTE 6: Characteristics are for surface-mount packages only.

operating characteristics, T_A = 25°C

	PARAMETER	TEST CO	VCC	TYP	UNIT		
Card	Dower discination conscitance	Outputs enabled	$C_1 = 50 pF$	f = 10 MHz	3.3 V	15.5	pF
Cpd	Power dissipation capacitance	Outputs enabled	CL = 50 pr,	1 = 10 WITZ	5 V	17.6	ρΓ



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







8-Jun-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
SN74LV125AD	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LV125ADBLE	OBSOLETE	SSOP	DB	14		TBD	Call TI	Call TI
SN74LV125ADBR	ACTIVE	SSOP	DB	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LV125ADBRE4	ACTIVE	SSOP	DB	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LV125ADE4	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)		Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LV125ADGVR	ACTIVE	TVSOP	DGV	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV125ADGVRE4	ACTIVE	TVSOP	DGV	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV125ADR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LV125ADRE4	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LV125AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LV125ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LV125ANSR	ACTIVE	SO	NS	14	2000	Pb-Free (RoHS)		Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LV125ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV125APW	ACTIVE	TSSOP	PW	14	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV125APWE4	ACTIVE	TSSOP	PW	14	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV125APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV125APWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI
SN74LV125APWR	ACTIVE	TSSOP	PW	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV125APWRE4	ACTIVE	TSSOP	PW	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV125APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV125APWT	ACTIVE	TSSOP	PW	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV125APWTE4	ACTIVE	TSSOP	PW	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV125APWTG4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV125ARGYR	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs. **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.



PACKAGE OPTION ADDENDUM

8-Jun-2005

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



D (R-PDSO-G14)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BA.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated