

# ACPL-M484/P484/W484

## Positive Logic High CMR Intelligent Power Module and Gate Drive Interface Optocoupler



### Data Sheet


#### Description

The ACPL-M484/P484/W484 fast speed optocoupler contains a GaAsP LED and photo detector with built-in Schmitt trigger to provide logic-compatible waveforms, eliminating the need for additional wave shaping. The totem pole output eliminates the need for a pull up resistor and allows for direct drive Intelligent Power Module or gate drive. Minimized propagation delay difference between devices makes these optocouplers excellent solutions for improving inverter efficiency through reduced switching dead time.


#### Applications

- IPM Interface Isolation
- Isolated IGBT/MOSFET Gate Drive
- AC and Brushless DC Motor Drives
- Industrial Inverters
- General Digital Isolation

#### Functional Diagram



Note: A 0.1  $\mu$ F bypass capacitor must be connected between pins Vcc and Ground.



#### Truth Table (Positive Logic)

LED	V <sub>0</sub>
ON	HIGH
OFF	LOW

Truth Table Guaranteed:  
Vcc from 4.5 V to 30 V

#### Features

- Positive output type (totem pole output)
- Truth Table Guaranteed: Vcc from 4.5 V to 30 V
- Performance Specified for Common IPM Applications Over Industrial Temperature Range.
- Short Maximum Propagation Delays
- Minimized Pulse Width Distortion (PWD)
- Very High Common Mode Rejection (CMR)
- Hysteresis
- Available in SO-5 (ACPL-M484) and Stretched SO-6 package (ACPL-P484/W484).
- Package Clearance/Creepage at 8 mm (ACPL-W484)
- Safety Approval: (pending)
  - UL Recognized with 5000 V<sub>rms</sub> (ACPL-W484) for 1 minute per UL1577.
  - CSA Approved.
  - IEC/EN/DIN EN 60747-5-5 Approved with V<sub>IORM</sub> = 567 V<sub>peak</sub> for ACPL-M484 and V<sub>IORM</sub> = 891 V<sub>peak</sub> for ACPL-P484 and V<sub>IORM</sub> = 1140 V<sub>peak</sub> for ACPL-W484, under option 060.

#### Specifications

- Wide operating temperature range: -40° C to 105° C
- Maximum propagation delay t<sub>PHL</sub> / t<sub>PLH</sub> = 150/120 ns
- Maximum Pulse Width Distortion (PWD) = 90 ns
- Propagation Delay Difference Min/Max = -130/130 ns
- Wide Operating V<sub>CC</sub> Range: 4.5 to 30 Volts
- 30 kV/ $\mu$ s minimum common mode rejection (CMR) at V<sub>CM</sub> = 1000 V

**CAUTION:** It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

## Ordering Information

ACPL-M484/P484/W484 is UL recognized with 3750/3750/5000 Vrms/1 minute rating per UL 1577.

Part number	Option	Package	Surface Mount	Tape & Reel	IEC/EN/DIN EN 60747-5-5	Quantity	
	RoHS Compliant						
ACPL-M484	-000E	SO-5	X			100 per tube	
	-500E		X	X		1500 per reel	
	-060E		X			X	100 per tube
	-560E		X	X		X	1500 per reel
ACPL-P484	-000E	Stretched SO-6	X			100 per tube	
ACPL-W484	-500E		X	X		1000 per reel	
	-060E		X			X	100 per tube
	-560E		X	X		X	1000 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

### Example 1:

ACPL-P484-560E to order product of Stretched SO-6 Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

### Example 2:

ACPL-P484-000E to order product of Stretched SO-6 Surface Mount package in Tube packaging and RoHS compliant.


### Example 3:

ACPL-M484-000E to order product of SO-5 Surface Mount package in Tube packaging and RoHS compliant.


Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

## Package Outline Drawings

### ACPL-M484 SO-5 Package, 5 mm Creepage & Clearance




## Land Pattern Recommendation




Dimension in millimeters (inches)

### ACPL-P484 Stretched SO-6 Package, 7 mm clearance




### Land Pattern Recommendation




Floating Lead Protusions max. 0.25 (0.01)  
 Dimensions in Millimeters (Inches)  
 Lead Coplanarity = 0.1 mm (0.004 Inches)

### ACPL-W484 Stretched SO-6 Package, 8 mm clearance



### Land Pattern Recommendation (W-type)



Floating Lead Protusions max. 0.25 (0.01)  
 Dimensions in Millimeters (Inches)  
 Lead Coplanarity = 0.1 mm (0.004 Inches)

## Recommended Pb-Free IR Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-Halide Flux should be used.

## Regulatory Information

The ACPL-M484/P484/W484 is pending approval by the following organizations:

### IEC/EN/DIN EN 60747-5-5 (Option 060 only)

Approved with Maximum Working Insulation Voltage  $V_{IORM} = 567 V_{peak}$  for ACPL-M484,  $V_{IORM} = 891 V_{peak}$  for ACPL-P484 and  $V_{IORM} = 1140 V_{peak}$  for ACPL-W484

### UL

Approval under UL 1577, component recognition program up to  $V_{ISO} = 3750 V_{RMS}$  File E55361 for ACPL-M484 & ACPL-P484;

Approval under UL 1577, component recognition program up to  $V_{ISO} = 5000 V_{RMS}$  File E55361 for ACPL-W484;

### CSA

Approval under CSA Component Acceptance Notice #5, File CA 88324.

**Table 1. IEC/EN/DIN EN 60747-5-5 Insulation Characteristics\* (ACPL-M484/P484/W484 Option 060)**

Description	Symbol	ACPL-M484	ACPL-P484	ACPL-W484	Unit
Installation classification per DIN VDE 0110/1.89, Table 1					
for rated mains voltage $\leq 150 V_{rms}$		I – IV	I – IV	I – IV	
for rated mains voltage $\leq 300 V_{rms}$		I – III	I – III	I – III	
for rated mains voltage $\leq 600 V_{rms}$		I – II	I – II	I – II	
Climatic Classification		55/105/21	55/105/21	55/105/21	
Pollution Degree (DIN VDE 0110/1.89)		2	2	2	
Maximum Working Insulation Voltage	$V_{IORM}$	567	891	1140	$V_{peak}$
Input to Output Test Voltage, Method b* $V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec, Partial discharge $< 5$ pC	$V_{PR}$	1063	1670	2137	$V_{peak}$
Input to Output Test Voltage, Method a* $V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test, $t_m = 10$ sec, Partial discharge $< 5$ pC	$V_{PR}$	907	1426	1824	$V_{peak}$
Highest Allowable Overvoltage (Transient Overvoltage $t_{ini} = 60$ sec)	$V_{IOTM}$	6000	6000	8000	$V_{peak}$
Safety-limiting values – maximum values allowed in the event of a failure.					
Case Temperature	$T_S$	175	175	175	$^{\circ}C$
Input Current	$I_{S, INPUT}$	230	230	230	mA
Output Power	$P_{S, OUTPUT}$	600	600	600	mW
Insulation Resistance at $T_S$ , $V_{IO} = 500$ V	$R_S$	$>10^9$	$>10^9$	$>10^9$	$\Omega$

\* Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-2) for a detailed description of Method a and Method b partial discharge test profiles.

**Table 2. Insulation and Safety Related Specifications**

Parameter	Symbol	ACPL-M484	ACPL-P484	ACPL-W484	Units	Conditions
Minimum External Air Gap (External Clearance)	L(101)	5.0	7.0	8.0	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	5.0	8.0	8.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	>175	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa	IIIa	IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

**Table 3. Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	$T_S$	-55	125	°C	
Operating Temperature	$T_A$	-40	105	°C	
Average Input Current	$I_{F(avg)}$		10	mA	
Peak Transient Input Current ( $<1 \mu s$ pulse width, 300 pps) ( $<200 \mu s$ pulse width, $<1\%$ duty cycle)	$I_{F(tran)}$		1.0 40	A mA	
Reverse Input Voltage	$V_R$		5	V	
Average Output Current	$I_O$		50	mA	
Supply Voltage	$V_{CC}$	0	35		
Output Voltage	$V_O$	-0.5	35		
Total Package Power Dissipation (ACPL-M484)	$P_T$		145	mW	1
Total Package Power Dissipation	$P_T$		210	mW	1
Solder Reflow Temperature Profile		See Reflow Thermal Profile.			

**Table 4. Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	Note
Power Supply Voltage <sup>(1)</sup>	$V_{CC}$	4.5	30	V	2
Forward Input Current (ON)	$I_{F(ON)}$	4	7	mA	
Forward Input Voltage (OFF)	$V_{F(OFF)}$	-	0.8	V	
Operating Temperature	$T_A$	-40	105	°C	

Note:

1. Truth Table guaranteed: 4.5 V to 30 V

**Table 5. Electrical Specifications**

Over recommended operating conditions  $T_A = -40^\circ\text{C}$  to  $105^\circ\text{C}$ ,  $V_{CC} = +4.5\text{ V}$  to  $30\text{ V}$ ,  $I_{F(ON)} = 4\text{ mA}$  to  $7\text{ mA}$ ,  $V_{F(OFF)} = 0\text{ V}$  to  $0.8\text{ V}$ , unless otherwise specified. All typical values at  $T_A = 25^\circ\text{C}$ .

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Fig.	Note
Logic Low Output Voltage	$V_{OL}$			0.3	V	$I_{OL} = 3.5\text{ mA}$	1, 3	
				0.5		$I_{OL} = 6.5\text{ mA}$		
Logic High Output Voltage	$V_{OH}$	$V_{CC} - 0.3$	$V_{CC} - 0.04$		V	$I_{OH} = -3.5\text{ mA}$	2, 3, 7	
		$V_{CC} - 0.5$	$V_{CC} - 0.07$			$I_{OH} = -6.5\text{ mA}$		
Logic Low Supply Current	$I_{CCL}$		1.5	3.0	mA	$V_{CC} = 5.5\text{ V}, V_F = 0\text{ V}, I_o = 0\text{ mA}$		
			1.7	3.0		$V_{CC} = 20\text{ V}, V_F = 0\text{ V}, I_o = 0\text{ mA}$		
Logic High Supply Current	$I_{CCH}$		1.5	3.0	mA	$V_{CC} = 5.5\text{ V}, I_F = 7\text{ mA}, I_o = 0\text{ mA}$		
			1.7	3.0		$V_{CC} = 30\text{ V}, I_F = 7\text{ mA}, I_o = 0\text{ mA}$		
Threshold Input Current Low to High	$I_{FLH}$		0.8	2.2	mA			
Threshold Input Voltage High to Low	$V_{FHL}$	0.8			V	$I_F = 4\text{ mA}$		
Logic Low Short Circuit Output Current	$I_{OSL}$	125	200		mA	$V_O = V_{CC} = 5.5\text{ V}, V_F = 0\text{ V}$		3
		125	200		mA	$V_O = V_{CC} = 30\text{ V}, V_F = 0\text{ V}$		
Logic High Short Circuit Output Current	$I_{OSH}$		-200	-125	mA	$V_{CC} = 5.5\text{ V}, I_F = 7\text{ mA}, V_O = \text{GND}$		3
			-200	-125	mA	$V_{CC} = 20\text{ V}, I_F = 7\text{ mA}, V_O = \text{GND}$		
Input Forward Voltage	$V_F$	1.3	1.5	1.7	V	$T_A = 25^\circ\text{C}, I_F = 4\text{ mA}$	4	
				1.85	V	$I_F = 4\text{ mA}$		
Input Reverse Breakdown Voltage	$BV_R$	5			V	$I_R = 10\text{ }\mu\text{A}$		
Input Diode Temperature Coefficient	$\Delta V_F/\Delta T_A$		1.7		mV/ $^\circ\text{C}$	$I_F = 4\text{ mA}$		
Input Capacitance	$C_{IN}$		60		pF	$f = 1\text{ MHz}, V_F = 0\text{ V}$		4

**Table 6. Switching Specifications**

Over recommended operating conditions  $T_A = -40^\circ\text{C}$  to  $105^\circ\text{C}$ ,  $V_{CC} = +4.5\text{V}$  to  $30\text{V}$ ,  $I_{F(ON)} = 4\text{mA}$  to  $7\text{mA}$ ,  $V_{F(OFF)} = 0\text{V}$  to  $0.8\text{V}$ , unless otherwise specified. All typicals at  $T_A = 25^\circ\text{C}$ .

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to Logic Low Output Level	$t_{PHL}$		95	150	ns	$C_L = 100\text{pF}$ , $I_{F(ON)} = 4\text{mA} \rightarrow V_F = 0\text{V}$ Loaded as per Fig. 5	5, 6, 8	6
Propagation Delay Time to Logic High Output Level	$t_{PLH}$		85	120	ns	$C_L = 100\text{pF}$ , $V_F = 0\text{V} \rightarrow I_{F(ON)} = 4\text{mA}$ Loaded as per Fig. 5	5, 6, 8	6
Pulse Width Distortion	$ t_{PHL} - t_{PLH}  = \text{PWD}$			90	ns	$C_L = 100\text{pF}$ Loaded as per Fig. 5		9
Propagation Delay Difference Between Any 2 Parts	PDD	-130		130	ns	$C_L = 100\text{pF}$ Loaded as per Fig. 5		10
Output Rise Time (10-90%)	$t_r$		6		ns			5
Output Fall Time (90-10%)	$t_f$		6		ns			5
Logic High Common Mode Transient Immunity	$ CM_H $	30			kV/ $\mu\text{s}$	$ V_{CM}  = 1000\text{V}$ , $I_F = 4.0\text{mA}$ , $V_{CC} = 5\text{V}$ , $T_A = 25^\circ\text{C}$	9	7
Logic Low Common Mode Transient Immunity	$ CM_L $	30			kV/ $\mu\text{s}$	$ V_{CM}  = 1000\text{V}$ , $V_F = 0\text{V}$ , $V_{CC} = 5\text{V}$ , $T_A = 25^\circ\text{C}$	9	7

**Table 7. Package Characteristics**

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage*	$V_{ISO}$	3750 (ACPL-M484/P484) 5000 (ACPL-W484)			$V_{rms}$	$RH < 50\%$ , $t = 1\text{min}$ . $T_A = 25^\circ\text{C}$		5, 8
Input-Output Resistance	$R_{I-O}$		$10^{12}$		Ohm	$V_{I-O} = 500\text{V}_{dc}$		5
Input-Output Capacitance	$C_{I-O}$		0.6		pF	$f = 1\text{MHz}$ , $V_{I-O} = 0\text{V}_{dc}$		5

\* The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table (if applicable).

## UVLO

Figure 10a & b show typical output waveforms during Power-up and Power-down processes.

Notes:

- Derate total package power dissipation,  $P_T$ , linearly above  $70^\circ\text{C}$  free-air temperature at a rate of  $4.5\text{mW}/^\circ\text{C}$  (ACPL-P484/W484) and linearly above  $85^\circ\text{C}$  free-air temperature at a rate of  $0.75\text{mW}/^\circ\text{C}$  (ACPL-M484).
- Detector requires a  $V_{CC}$  of  $4.5\text{V}$  or higher for stable operation as output might be unstable if  $V_{CC}$  is lower than  $4.5\text{V}$ . Be sure to check the power ON/OFF operation other than the supply current.
- Duration of output short circuit time should not exceed  $500\mu\text{s}$ .
- Input capacitance is measured between pin 1 and pin 3.
- Device considered a two-terminal device: pins 1, 2 and 3 shorted together and pins 4, 5 and 6 shorted together.
- The  $t_{PLH}$  propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3V point on the leading edge of the output pulse. The  $t_{PHL}$  propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3V point on the trailing edge of the output pulse.
- $CM_H$  is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state,  $V_O > 2.0\text{V}$ .  $CM_L$  is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state,  $V_O < 0.8\text{V}$ . Note: Equal value split resistors ( $R_{in}/2$ ) must be used at both ends of the LED.
- In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq 4500\text{V}_{RMS}$  for one second (leakage detection current limit,  $I_{I-O} < 5\mu\text{A}$ ). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table, if applicable.
- Pulse Width Distortion (PWD) is defined as  $|t_{PHL} - t_{PLH}|$  for any given device.
- The difference of  $t_{PLH}$  and  $t_{PHL}$  between any two devices under the same test condition.
- Use of a  $0.1\mu\text{F}$  bypass capacitor connected between pins  $V_{CC}$  and Ground is recommended.






Figure 1. Typical Logic Low Output Voltage vs. Temperature




Figure 2. Typical Logic High Output Current vs. Temperature




Figure 3. Typical Output Voltage vs. Forward Input Current




Figure 4. Typical Input Diode Forward Characteristic




Figure 5. Circuit for  $t_{pLH}$ ,  $t_{pHL}$ ,  $t_r$ ,  $t_f$




Figure 6. Typical Propagation Delays vs. Temperature




Figure 7. Typical Logic High Output Voltage vs. Supply Voltage




Figure 8. Typical Propagation Delay vs. Supply Voltage




Figure 9. Test Circuit for Common Mode Transient Immunity and Typical Waveforms




Figure 10a. Vcc Ramp when LED is ON




Figure 10b. Vcc Ramp when LED is OFF

For product information and a complete list of distributors, please go to our web site: [www.avagotech.com](http://www.avagotech.com)

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2011 Avago Technologies. All rights reserved. AV02-2947EN - October 17, 2011

**Avago**  
TECHNOLOGIES