

Specification

BT45216

BTHQ240064AVB1-YETF-06-LED02YG-COG

Doc. No.: COG-BT240064-32

Version October 2010

DOCUMENT REVISION HISTORY

DOCUMENT REVISION FROM TO	DATE	DESCRIPTION	CHANGED BY	CHECKED BY
A	2010.10.19	First Release.	ZHU YANG NA	JIN YOU PING

CONTENTS

	<u>Page No.</u>
1. GENERAL DESCRIPTION	4
2. MECHANICAL SPECIFICATIONS	4
3. INTERFACE SIGNALS	8
4. ABSOLUTE MAXIMUM RATINGS	10
4.1 ELECTRICAL MAXIMUM RATINGS -FOR IC ONLY	10
4.2 ENVIRONMENTAL CONDITION	11
5. ELECTRICAL SPECIFICATIONS	12
5.1 TYPICAL ELECTRICAL CHARACTERISTICS	12
5.2 TIMING SPECIFICATIONS	13
5.3 COMMAND TABLE	14
6. LCD SPECIFICATIONS	16
7. ELECTRO-OPTICAL CHARACTERISTICS	25
7.1 OPTICAL CHARACTERISTICS DEFINITION	26
8. LCD COSMETIC CONDITIONS	27
9. REMARK	27

**Specification
of
LCD Module Type
Model No.: COG-BT240064-32**

1. General Description

- 240 x 64 Dots STN Yellow Positive Transflective Dot Matrix LCD Module.
- Viewing angle: 6 o'clock.
- Driving scheme: 1/65 duty, 1/7 bias.
- 'SITRONIX' ST7565P (COG) 2PCS Dot Matrix LCD Drivers or equivalent.
- Logic voltage: 3V.
- FPC connection.
- Yellow-Green LED02 backlight.
- "RoHS" compliance.

2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Parameter	Specifications	Unit
Outline dimensions	109.6(W) x 195.62(H) x 5.5(D) (Included FPC) (Excluded housing & cable of backlight)	mm
Viewing area	102.4(W) x 30.22(H)	mm
Active area	98.38(W) x 26.22(H)	mm
Display format	240 x 64 Dots	dots
Dot size	0.39(W) x 0.39(H)	mm
Dot spacing	0.02(W) x 0.02(H)	mm
Dot pitch	0.41(W) x 0.41(H)	mm
Weight	Approx: 42	gram




Figure 1: Module Specification




Figure 2: Block Diagram




Figure 3: Reference Circuit

3. Interface signals

Table 2(a): Pin Assignment of CN1

Pin No.	Symbol	Description																														
1	\overline{RES}	When /RES is set to "L", the register settings are initialized (cleared). The reset operation is performed by the /RES signal level.																														
2	\overline{CSA}	This is the chip select signal for Master driver. When \overline{CSA} = LOW then the chip select becomes active, and data/command I/O is enabled.																														
3	\overline{CSB}	This is the chip select signal for Slave driver. When \overline{CSB} = LOW then the chip select becomes active, and data/command I/O is enabled.																														
4	A0	This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command. A0 = "H": Indicates that D0 to D7 are display data. A0 = "L": Indicates that D0 to D7 are control data.																														
5	SCL	Serial clock input terminal.																														
6	SI	Serial data input terminal.																														
7	VDD	Power supply.																														
8	VSS	Ground.																														
9	VOUT	DC/DC voltage converter. Connect a capacitor between this terminal and VSS or VDD.																														
10	CAP3P	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.																														
11	CAP1N	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1P terminal.																														
12	CAP1P	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1N terminal.																														
13	CAP2P	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2N terminal.																														
14	CAP2N	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2P terminal.																														
15	V4	This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on Vss, and must maintain the relative magnitudes shown below. $V0 \geq V1 \geq V2 \geq V3 \geq V4 \geq Vss$																														
16	V3																															
17	V2																															
18	V1																															
19	V0	When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD biasset command.																														
		<table border="1"> <thead> <tr> <th></th> <th>1/65 DUTY</th> <th>1/49 DUTY</th> <th>1/33 DUTY</th> <th>1/55 DUTY</th> <th>1/53 DUTY</th> </tr> </thead> <tbody> <tr> <td>V1</td> <td>8/9*V0, 6/7*V0</td> <td>7/8*V0, 5/6*V0</td> <td>5/6*V0, 4/5*V0</td> <td>7/8*V0, 5/6*V0</td> <td>7/8*V0, 5/6*V0</td> </tr> <tr> <td>V2</td> <td>7/9*V0, 5/7*V0</td> <td>6/8*V0, 4/6*V0</td> <td>4/6*V0, 3/5*V0</td> <td>6/8*V0, 4/6*V0</td> <td>6/8*V0, 4/6*V0</td> </tr> <tr> <td>V3</td> <td>2/9*V0, 2/7*V0</td> <td>2/8*V0, 2/6*V0</td> <td>2/6*V0, 2/5*V0</td> <td>2/8*V0, 2/6*V0</td> <td>2/8*V0, 2/6*V0</td> </tr> <tr> <td>V4</td> <td>1/9*V0, 1/7*V0</td> <td>1/8*V0, 1/6*V0</td> <td>1/6*V0, 1/5*V0</td> <td>1/8*V0, 1/6*V0</td> <td>1/8*V0, 1/6*V0</td> </tr> </tbody> </table>		1/65 DUTY	1/49 DUTY	1/33 DUTY	1/55 DUTY	1/53 DUTY	V1	8/9*V0, 6/7*V0	7/8*V0, 5/6*V0	5/6*V0, 4/5*V0	7/8*V0, 5/6*V0	7/8*V0, 5/6*V0	V2	7/9*V0, 5/7*V0	6/8*V0, 4/6*V0	4/6*V0, 3/5*V0	6/8*V0, 4/6*V0	6/8*V0, 4/6*V0	V3	2/9*V0, 2/7*V0	2/8*V0, 2/6*V0	2/6*V0, 2/5*V0	2/8*V0, 2/6*V0	2/8*V0, 2/6*V0	V4	1/9*V0, 1/7*V0	1/8*V0, 1/6*V0	1/6*V0, 1/5*V0	1/8*V0, 1/6*V0	1/8*V0, 1/6*V0
	1/65 DUTY	1/49 DUTY	1/33 DUTY	1/55 DUTY	1/53 DUTY																											
V1	8/9*V0, 6/7*V0	7/8*V0, 5/6*V0	5/6*V0, 4/5*V0	7/8*V0, 5/6*V0	7/8*V0, 5/6*V0																											
V2	7/9*V0, 5/7*V0	6/8*V0, 4/6*V0	4/6*V0, 3/5*V0	6/8*V0, 4/6*V0	6/8*V0, 4/6*V0																											
V3	2/9*V0, 2/7*V0	2/8*V0, 2/6*V0	2/6*V0, 2/5*V0	2/8*V0, 2/6*V0	2/8*V0, 2/6*V0																											
V4	1/9*V0, 1/7*V0	1/8*V0, 1/6*V0	1/6*V0, 1/5*V0	1/8*V0, 1/6*V0	1/8*V0, 1/6*V0																											

Table 2(b): Pin Assignment of CN1

Pin No.	Symbol	Description
20	VR	Output voltage regulator terminal. Provides the voltage between VSS and V0 through a resistive voltage divider. IRS = "L" : the V0 voltage regulator internal resistors are not used. IRS = "H" : the V0 voltage regulator internal resistors are used.
21	IRS	This terminal selects the resistors for the V0 voltage level adjustment. IRS = "H": Use the internal resistors IRS = "L": Do not use the internal resistors. The V0 voltage level is regulated by an external resistive voltage divider attached to the VR terminal.
22	NC	No connection.

Table 2(c): Pin Assignment of CN2

Pin No.	Symbol	Description
1	ANODE	Anode of backlight.
2	CATHODE	Cathode of backlight.

4. Absolute Maximum Ratings

4.1 Electrical Maximum Ratings- for IC Only

Table 3

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	VDD	-0.3	+3.6	V
Power Supply voltage (VSS2)(VDD standard)	VDD2	-0.3	+3.6	V
Power Supply voltage (V5,VOUT)(VDD standard)	V0, VOUT	-0.3	+14.5	V
Power Supply voltage (V1,V2,V3,V4)(VDD standard)	V1,V2,V3, V4	-0.3	V0+0.3	V
Input voltage	Vin	-0.3	VDD+0.3	V

Note: 1. The VDD2, V0 to V4 and VOUT are relative to the VSS = 0V reference.

2. Insure that the voltage levels of V1, V2, V3, and V4 are always such that $VOUT \geq V0 \geq V1 \geq V2 \geq V3 \geq V4$.

3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.




Figure 4

4.2 Environmental Condition

Table 4

Item	Operating Temperature (Topr)		Storage Temperature (Tstg) (Note1)		Remark
	Min.	Max.	Min.	Max.	
Ambient Temperature	-20°C	+70°C	-30°C	+80°C	Dry
Humidity (Note1)	90% max. RH for Ta ≤ 40°C <50%RH for 40°C <Ta≤ Maximum operating temperature				No condensation
Vibration (IEC 68-2-6) cells must be mounted on a suitable connector	Frequency: 10 ~ 55 Hz Amplitude: 0.75 mm Duration: 20 cycles in each direction.				3 directions
Shock (IEC 68-2-27) Half-sine pulse shape	Pulse duration: 11 ms Peak acceleration: 981 m/s ² = 100g Number of shocks: 3 shocks in 3 mutually perpendicular axes.				3 directions

Note1: Product cannot sustain at extreme storage conditions for a long time.

5. Electrical Specifications

5.1 Typical Electrical Characteristics

At $T_a = +25\text{ °C}$, $V_{DD} = +3.0\pm 5\%$, $V_{SS} = 0V$.

Table 5

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	V_{DD-VSS}		2.85	3.0	3.15	V
Supply voltage (LCD) (built-in)	$V_{LCD} = V_0 - V_{SS}$	$T_a = -20\text{ °C}$, $V_{DD} = +3.0V$, Note 1	-	8.0	-	V
		$T_a = 25\text{ °C}$, $V_{DD} = +3.0V$, Note 1	7.8	8.0	8.2	V
		$T_a = +70\text{ °C}$, $V_{DD} = +3.0V$, Note 1	-	7.4	-	V
Low-level input signal voltage	V_{ILC}	Note 2	V_{SS}	-	$0.2 \times V_{DD}$	V
High-level input signal voltage	V_{IHC}	Note 2	$0.8 \times V_{DD}$	-	V_{DD}	V
Supply Current (Logic & LCD)	IDD	$V_{DD} = +3.0V$, Note 1, Character mode	-	0.5	0.8	mA
		$V_{DD} = +3.0V$, Note 1, Checker board mode	-	0.9	1.4	mA
Supply current of LED02 backlight	I_f	Forward current =180 mA Number of dies =1x18=18 dies	-	2.1	-	V
Wavelength of LED02 backlight	λ		-	572	-	nm
Luminance (on the backlight surface) of backlight			45	60	-	cd/m^2

Note 1: There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.

Note 2: A0, SCL, SI, \overline{CSA} , \overline{CSB} , \overline{RES} pins.

Note 3: Do not display a fixed pattern for more than 30 min. because it may cause image sticking due to LCD characteristics. It is recommended to change display pattern frequently. If customer must fix display pattern on the screen, please consider to activate screen saver.

5.2 Timing Specifications

Reset Timing

At $T_a = -20^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{DD} = +3.0\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$.

Table 6

Item	Signal	Symbol	Condition	Rating			Units
				Min.	Typ.	Max.	
Reset time	/RES	t_R		—	—	2.0	μs
Reset "L" pulse width		t_{RW}		2.0	—	—	μs

Note: All timing is specified with 20% and 80% of V_{DD} as the standard.




Figure 5: Reset Timing

The serial interface

At $T_a = -20^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{DD} = +3.0\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$.

Table 7

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Serial Clock Period	SCL	t_{SCYC}		100	—	ns
SCL "H" pulse width		t_{SHW}		50	—	
SCL "L" pulse width		t_{SLW}		50	—	
Address setup time	A0	t_{SAS}		30	—	
Address hold time		t_{SAH}		20	—	
Data setup time	SI	t_{SDS}		30	—	
Data hold time		t_{SDH}		20	—	
CS-SCL time	CS	t_{CSS}		30	—	
CS-SCL time		t_{CSH}		60	—	

Note 1: The input signal rise and fall (t_r , t_f) are specified at 15ns or less.

Note 2: All timing is specified using 20% and 80% of V_{DD} as the standard.




Figure 6: The timing diagram of serial interface

5.3 Command Table

Table 8

Command	Command Code										Function	
	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1		D0
(1) Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD display ON/OFF 0: OFF, 1: ON
(2) Display start line set	0	1	0	0	1	Display start address					1	Sets the display RAM display start line address
(3) Page address set	0	1	0	1	0	1	1	Page address				Sets the display RAM page address
(4) Column address set upper bit	0	1	0	0	0	0	1	Most significant column address				Sets the most significant 4 bits of the display RAM column address. Sets the least significant 4 bits of the display RAM column address.
Column address set lower bit	0	1	0	0	0	0	0	Least significant column address				
(5) Status read	0	0	1	Status				0	0	0	0	Reads the status data
(6) Display data write	1	1	0	Write data							Writes to the display RAM	
(7) Display data read	1	0	1	Read data							Reads from the display RAM	
(8) ADC select	0	1	0	1	0	1	0	0	0	0	0	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse
(9) Display normal/reverse	0	1	0	1	0	1	0	0	1	1	0	Sets the LCD display normal/reverse 0: normal, 1: reverse
(10) Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0	Display all points 0: normal display 1: all points ON
(11) LCD bias set	0	1	0	1	0	1	0	0	0	1	0	Sets the LCD drive voltage bias ratio 0: 1/9 bias, 1: 1/7 bias (ST7565P)
(12) Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0
(13) End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
(14) Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset
(15) Common output mode select	0	1	0	1	1	0	0	0	*	*	*	Select COM output scan direction 0: normal direction 1: reverse direction
(16) Power control set	0	1	0	0	0	1	0	1	Operating mode		Select internal power supply operating mode	
(17) V ₀ voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Resistor ratio		Select internal resistor ratio(Rb/Ra) mode	
(18) Electronic volume mode set Electronic volume register set	0	1	0	1	0	0	0	0	0	0	1	Set the V ₀ output voltage electronic volume register
(20) Booster ratio set	0	1	0	1	1	1	1	1	0	0	0	select booster ratio 00: 2x,3x,4x 01: 5x 11: 6x
(21) Power saver												Display OFF and display all points ON compound command
(22) NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
(23) Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command

5.3.1 Initial code setting (for reference only)

Table 9

Description	Setting data
SET SOFTWARE RESET	0XE2
SET DISPLAY ON	0XAF
SET BAIS	0XA3
SET ADC	0XA1
SET SHL	0XC0
SET START LINE ADDRESS	0X40
SET PAGE ADDRESS	0XB0
SET CLUMN ADDRESS HIGH	0X10
SET CLUMN ADDRESS LOWER	0X00
SET DISPLAY MODE NORMAL	0XA6
INTERNAL RESISTOR RATIO	0X24
SET CONTRAST ON	0X81
SET CONTRAST	0X28
BOOSTER RATIO SET	0XF8
SELECT BOOSTER RATIO	0X00
SET POWERR ON	0X2F


7. Electro-Optical Characteristics

Table 10

Item	Symbol	Temp. °C	Value			Unit	Condition	
			Min.	Typ.	Max.			
Driving voltage	Vop	+25	-	7.88	-	V	Vop= optimum voltage	
Response time	Ton	+25	-	202	260	msec	Vop= Optimum voltage $\theta = 0^\circ, \phi = 0^\circ$	
	Toff		-	110	150			
Optimum viewing area Cr ≥ TBD	$\theta 1$ (6 o'clock)	+25	25	30	-	DEG	$\phi = 0^\circ$	Vop= Optimum voltage (Remark 1)
	$\theta 2$ (12 o'clock)		30	35	-			
	$\phi 1$ (3 o'clock)		25	30	-		$\theta = 0^\circ$	
	$\phi 2$ (9 o'clock)		25	30	-			
Contrast ratio	Cr	+25	-	4.3	-	DEG	Vop = Optimum voltage $\theta = 0^\circ, \phi = 0^\circ$	

Remark 1: Due to hardware limitation, the maximum measurable angle is 70° .


ISO plot:



AS +25°C

7.1 Optical Characteristics Definition


a.) Viewing Angle




b.) Contrast Ratio

B1 = segments luminance in case of non-selected waveform

B2 = segments luminance in case of selected waveform



c.) Response Time





Data Modul Headquarters Munich
Landsberger-Str. 322
D-80687 Munich - Germany
Tel.: +49-89-56017-0



Sales Office Duesseldorf
Fritz-Vomfelde-Str. 8
D-40547 Duesseldorf - Germany
Tel.: +49-211-52709-0



Sales Office Hamburg
Borsteler Chaussee 51
D-22453 Hamburg - Germany
Tel.: +49-40-42947377 - 0



Data Modul France, S.A.R.L.
Bat B - Hall 204
1-3 Rue des Campanules
77185 Lognes - France
Tel.: +33-1-60378100



Data Modul Italia, S.r.l.
Regus Center Senigallia
Via Senigallia 18/2
20161 Milano - Italy
Tel.: +39-02-64672-509



Data Modul Iberia, S.L.
c/ Adolfo Pérez Esquivel 3
Edificio Las Americas III Oficiana 40
28230 Parque Empresarial
Madrid Las Rozas - Spain
Tel.: +34-916 366 458



Data Modul Ltd. / UK
3 Brindley Place
Birmingham B 12JB
United Kingdom
Tel.: +44-121-698-8641



Data Modul Inc. / USA
275 Marcus Blvd, Unit K
Hauppauge, NY 11788
USA
Tel.: (631)-951-0800