

Issue Date: Sep. 05, 2011

# Preliminary

32k(4,096-Word × 8-Bit) FeRAM (Ferroelectric Random Access Memory) SPI

# **GENERAL DESCRIPTION**

The MR45V032A is a nonvolatile 4,096-word x 8-bit ferroelectric random access memory (FeRAM) developed in the ferroelectric process and silicon-gate CMOS technology. The MR45V032A is accessed using Serial Peripheral Interface.Unlike SRAMs, this device, whose cells are nonvolatile, eliminates battery backup required to hold data. This device has no mechanisms of erasing and programming memory cells and blocks, such as those used for various EEPROMs. Therefore, the write cycle time can be equal to the read cycle time and the power consumption during a write can be reduced significantly.

15MHz

The MR45V032A can be used in various applications, because the device is guaranteed for the write/read tolerance of  $10^{12}$  cycles per bit and the rewrite count can be extended significantly.


# **FEATURES**

- 4,096-word × 8-bit configuration (Serial Peripheral Interface : SPI)
- A single  $2.7V \sim 3.6V$  (3.3 V typ) power supply
- Operating frequency:
- Read/write tolerance
- Data retention
- Guaranteed operating temperature range
- Package options:
  - 8-pin plastic SOP (P-SOP8-200-1.27-T2K)

10<sup>12</sup> cycles/bit 10 years

-40 to 85°C (Extended temperature version)

# PIN CONFIGURATION



8-pin plastic SOP


Note: Signal names that end with # indicate that the signals are negative-true logic.

# **PIN DESCRIPTIONS**


Pin Name	Description
CS#	Chip Select (input, negative logic) Latches an address by low input, activates the FeRAM, and enables a read or write operation.
WP#	<ul><li>Write Protect( input , negative logic )</li><li>Write Protect pin controls write-operation to the status-register(BP0,BP1). This pin should be fixed low or high in write-operations.</li></ul>
HOLD#	HOLD( input , negative logic ) Hold pin is used when the serial-communication suspended without disable the chip select. When HOLD# is low ,the serial-output is in High-Z status and serial-input/serial-clock are "Don' t Care" . CS# should be low in hold operation.
SCK	Serial Clock Serial Clock is the clock input pin for setting for serial data timing. Inputs are latched on the rising edge and output occur on the falling edge.
SI	Serial input SI pins are serial input pins for Operation-code , addresses ,and data-inputs .
SO	Serial output SO pins are serial output pins.
V <sub>CC</sub> , V <sub>SS</sub>	Power supply Apply the specified voltage to $V_{CC}$ . Connect $V_{SS}$ to ground.

PEDR45V032A-03


MR45V032A



# SPI mode3 (CPOL=1, CPHA=1)



# **Status Register**



Name	Function
WIP	Fixed to 0.
WEL	Write Enable Latch. This indicates internal WEL condition.
BP0,BP1	Block Protect : These bits can be changed protect area .
	This is the software protect.
SRWD	Status Register Write Disable (SRWD): SRWD controls the effect of the hardware WP# pin. This device will be in hardware-protect by combination of SRWD and WP#.
0	Fixed to 0.

Status Register data are volatile.

Set Status Register data by WRSR(Write status register) command, after power on.

# **Operation-Code**


Operation codes are listed in the table below. If the device receives invalid operation code, the device will be diselected.

Instruction	Description	Instruction format
WREN	Write Enable	0000 0110
WRDI	WRDI Write Disable 0000	
RDSR	Read Status Register	0000 0101
WRSR	Write Status Register	0000 0001
READ	Read from Memory Array	0000 0011
WRITE	Write to Memory Array	0000 0010

# Commands


# WREN(Write Enable)

It is necessary to set Write Enable Latch (WEL) bit before write-operation (WRITE and WRSR). WREN command sets WEL bit.




# WRDI(Write Disable)

WRDI command resets WEL bit.




# **RDSR(READ Status Register)**

The RDSR command allows to read data of status register.



# WRSR(WRITE Status Register)


WRSR command allows to write data to status register(SRWD,BP0,BP1). It is necessary to set Write Enable Latch (WEL) bit by WREN command before executing WRSR.





## **READ(Read from Memory Array)**

READ command can be valid when CS# goes "L", then the op-code and 16bit-adresses are inputted to serial input"SI". The inputted adresses are loaded to internal register, then the data from corresponded address is output at serial-output "SO". If CS# will keep "L", the internal adress will be incressed automatically after 8 clocks and will output the data from new-address. When it reaches the most significant adress, the adress counter rolls over tostarting adress, and reading cycle can be continued infinitely.




Note : WP# = fixed "H"

# WRITE(Write to Memory Array)

Write command can be valid when CS# goes "L",then the op-code and 16bit-adresses are inputted to serial input"SI". Writing is terminated when CS# goes high after data-input. If CS# will keep "L",the internal adress will be increased automatically.When it reaches the most significant adress,the adress counter rolls over to starting adress 0000h,and writing cycle(overwriting) can be continued infinitely.

## WRITE(1Byte)



Note : WP# = Fixed "H" , SO=High-Z

# Write Protection

Writing protection block is shown as follows:

Protect Block size


	Block Protect BIT		Protected Block	Protected Address Area	
	BP1	BP0	FIDIECIEU DIOCK	Fiblected Address Area	
(	0 0		None	None	
(	)	1		C00h – FFFh	
1	1	0	Upper 1/2 block	800h – FFFh	
1	1	1	All	000h – FFFh	

# Writing Protect

			Writing protection status	Protection sta	itus in memory	
WP#	SRWD	mode	in status register	Protected blocks	Unprotected blocks	
1	0	Cotturara	Status register is			
0	0	Software protection (SPM)	unprotected when WEL-bit is set by WREN command. BP0 and BP1	Protected	Unprotected	
1	1	(21)	are unprotected.			
0	1	Hardware protection (HPM)	Status register is protected. BP0 and BP1 are protected.	Protected	Unprotected	

# HOLD

Hold status is used for suspending serial comunication without disable the chip. SO becomes "High-Z" and SI is "Don't care" during the hold status. It is necessary to keep CS#=L in hold status.



### **ELECTRICAL CHARACTERISTICS**

#### **Absolute Maximum Ratings**

The application of stress (voltage, current, or temperature) that exceeds the absolute maximum rating may damage the device. Therefore, do not allow actual characteristics to exceed any one parameter ratings

# Pin voltages

Parameter	Symbol	Rat	Unit	
Falameter	Symbol	Min.	Max.	Onic
Pin Voltage (Input Signal)	V <sub>IN</sub>	-0.5	V <sub>CC</sub> + 0.5	V
Pin Voltage (Input/Output Voltage)	V <sub>INQ</sub> , V <sub>OUTQ</sub>	-0.5	V <sub>CC</sub> + 0.5	V
Power Supply Voltage	V <sub>CC</sub>	-0.5	4.0	V

# **Temperature Range**

Parameter	Symbol	Rating		Unit	Note	
Farameter	Symbol	Min.	Max.	Offic	Note	
Storage Temperature (Extended Temperature Version)	Tstg	-55	125	°C		
Operating Temperature (Extended Temperature Version)	Topr	-40	85	°C		

#### Others

Parameter	Symbol	Rating	Unit
Power Dissipation P <sub>D</sub>		1,000mW	
Allowable Input Current	I <sub>IN</sub>	+/- 20mA	Ta=25°C
Allowable Output Current	I <sub>OUT</sub>	+/- 20mA	Ta=25°C

# **Recommended Operating Conditions**

# **Power Supply Voltage**

					[V]
Parameter	Symbol	Min.	Тур.	Max.	Note
Power Supply Voltage	V <sub>CC</sub>	2.7	3.3	3.6	
Ground Voltage	V <sub>SS</sub>	0	0	0	

# **DC Input Voltage**

				[V]
Parameter	Symbol	Min.	Max.	Note
Input High Voltage	V <sub>IH</sub>	V <sub>CC</sub> x 0.8	V <sub>CC</sub> +0.3	
Input Low Voltage	V <sub>IL</sub>	-0.3	V <sub>CC</sub> x 0.2	

# **Overshoot/Undershoot tolerance**

Parameter	r Symbol Pulse Width		Peak
"H" input	VIH OVERSHOOT	≤ 20ns	V <sub>CC</sub> +1.0V
"L" input	VIL UNDERSHOOT	≤ 20ns	– 1.0V

# **DC Characteristics**

# DC Input/Output Characteristics

Parameter	Symbol	Condition	Min.	Max.	Unit	Note
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-2mA	$V_{CC}  imes 0.85$	_	V	
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> =2mA	_	$V_{CC}  imes 0.15$	V	
Input Leakage Current	Ι <sub>LI</sub>	—	-10	10	μA	
Output Leakage Current	I <sub>LO</sub>	_	-10	10	μA	

# **Power Supply Current**

V<sub>CC</sub>=Max.to Min, Ta=Topr

Parameter	Symbol	Condition	Max.	Unit	Note
Power Supply Current (Standby)	I <sub>CCS</sub>	$V_{IN}$ =0.2V or $V_{CC}$ -0.2V	400	μA	
Power Supply Current (Operating)	I <sub>CCA</sub>	V <sub>IN</sub> =0.2V or V <sub>CC</sub> -0.2V, SCK=15MHz, I <sub>OUT</sub> =0mA	10	mA	

# AC Characteristics (Read Cycle)

V<sub>CC</sub>=Max. to Min., Ta=Topr.

_	Symbol -	MR45V032A			
Parameter		Min.	Max.	- Unit	Note
Clock frequency	f <sub>C</sub>	D.C.	15	MHz	
CS# Active setup time	t <sub>SLCH</sub>	10		ns	
CS# In-active setup-time	t <sub>SHCH</sub>	10		ns	
CS# De-select time	t <sub>SHSL</sub>	10	—	ns	
CS# Active hold time	t <sub>CHSH</sub>	10		ns	
CS# In-active hold-time	t <sub>CHSL</sub>	10	—	ns	
SCK High time	t <sub>CH</sub>	30	_	ns	1
SCK Low time	t <sub>CL</sub>	30	—	ns	1
SCK Rise time	t <sub>CLCH</sub>	—	1	ns	2
SCK Fall time	t <sub>CHCL</sub>	—	1	ns	2
Data Setup time	t <sub>DVCH</sub>	5	—	ns	
Data Hold time	t <sub>CHDX</sub>	5		ns	
SCK Low Hold time after HOLD# inactive	t <sub>HHCH</sub>	10		ns	
SCK Low Hold time after HOLD# active	t <sub>HLCH</sub>	10	—	ns	
SCK High Setup time before HOLD# active	t <sub>CHHL</sub>	10	_	ns	
SCK High Setup time before HOLD# inactive	<sup>t</sup> сннн	10	_	ns	
Output disable time	t <sub>SHQZ</sub>	—	20	ns	2
SCK Low to Output Valid time	t <sub>CLQV</sub>	—	35	ns	
Output Hold time	t <sub>CLQX</sub>	0		ns	
Output Rise time	t <sub>QLQH</sub>	_	50	ns	2
Output Fall time	t <sub>QHQL</sub>	_	50	ns	2
HOLD# High to Output Low impedance time	t <sub>HHQX</sub>	—	20	ns	2
HOLD# High to Output High impedance time	t <sub>HLQZ</sub>	_	20	ns	2


Note: 1.  $t_{CH} + t_{CL} \ge 1/f_C$ 2. sample value

#### PEDR45V032A-03


#### MR45V032A

#### **Timing Diagrams**

# Serial Input Timing



# **Hold Timing**



•Power-On and Power-Off Characteristics


		(Under	recommend	led operating	g conditions)
Parameter	Symbol	Min.	Max.	Unit	Note
Power-On CS# High Hold Time	t <sub>VHEL</sub>	50	_	μS	1, 2
Power-Off CS# High Hold Time	t <sub>EHVL</sub>	100	_	ns	1
Power-On Interval Time	t <sub>VLVH</sub>	1	_	μS	2

Notes:

1. To prevent an erroneous operation, be sure to maintain CS#="H", and set the FeRAM in an inactive state (standby mode) before and after power-on and power-off.

2. Powering on at the intermediate voltage level will cause an erroneous operation; thus, be sure to power up from 0 V.

3. Enter all signals at the same time as power-on or enter all signals after power-on.



•Power-On and Power-Off Sequences

# **Read/Write Cycles and Data Retention**

• 		(Under recommen	nded operating	conditions)
Parameter	Min.	Max.	Unit	Note
Read/Write Cycle	10 <sup>12</sup>		Cycle	
Data Retention	10	—	Year	

#### Capacitance

Signal	Symbol	Min.	Max.	Unit	Note
Input Capacitance	CIN		10	pF	1
Input/Output Capacitance	Соит		10	pF	1

Note:

Sampling value. Measurement conditions are  $V_{IN} = V_{OUT} = GND$ , f = 1MHz, and  $Ta = 25^{\circ}C$ 

# **REVISION HISTORY**

		Page			
Document No.	Date	Previous Edition	Current Edition	Description	
PEDR45V032A-01	Sep. 10, 2010	-	_	Preliminary edition 1 from PJDR45V032A-02	
PEDR45V032A-02	Mar. 04, 2011	1,12	1,12	temperature version $\Rightarrow$ Extended version	
FEDR43V032A-02		1,13	1,13	VCCmin 3.0V $\Rightarrow$ 2.7V	
PEDR45V032A-03	Con 05 0011	4	4	Status Register	
	Sep. 05, 2011	17	17	Input signal state in power-on	

#### NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. OKI SEMICONDUCTOR assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2010 OKI SEMICONDUCTOR CO., LTD..