

STRUCTURE Silicon Monolithic Integrated Circuit
 TYPE Regulator IC for Memory Termination
 PRODUCT SERIES **BD3533FVM**
 FUNCTION
 - Built-in Push-pull Amplifier for Termination (VTT)
 - Built-in Reference Voltage Circuit (VREF)
 - Dual Channel (DDR- II)

○ ABSOLUTE MAXIMUM RATINGS (Ta=100°C)

Parameter	Symbol	Limit	Unit
Input Voltage	VCC	7 ^{*1,2}	V
Enable Input Voltage	VEN	7 ^{*1,2}	V
Termination Input Voltage	VTT_IN	7 ^{*1,2}	V
VDDQ Reference Voltage	VDDQ	7 ^{*1,2}	V
Output Current	ITT	1	A
Power Dissipation	Pd	437.5 ^{*3}	mW
Operating Temperature Range	Topr	-20~+100	°C
Storage Temperature Range	Tstg	-55~+150	°C
Maximum Junction Temperature	Tjmax	+150	°C

*1 Should not exceed Pd.

*2 Instantaneous surge voltage, back electromotive force and voltage under less than 10% duty cycle.

*3 Reduced by 3.5mW for each increase in Ta of 1°C over 25°C (With no heat sink).

○ RECOMMENDED OPERATING CONDITIONS (Ta=25°C)

Parameter	Symbol	MIN	MAX	Unit
Input Voltage	VCC	2.7	5.5	V
Termination Input Voltage	VTT_IN	1.0	5.5	V
VDDQ Reference Voltage	VDDQ	1.0	2.75	V
Enable Input Voltage	VEN	-0.3	5.5	V

★ This product is designed for protection against radioactive rays.

Status of this document

The Japanese version of this document is the official specification.

This translated version is intended only as a reference, to aid in understanding the official version.

If there are any differences between the original and translated versions of this document, the official Japanese language version takes priority.

Application example

• ROHM cannot provide adequate confirmation of patents.

• The product described in this specification is designed to be used with ordinary electronic equipment or devices (such as audio-visual equipment, office-automation equipment, communications devices, electrical appliances, and electronic toys).

Should you intend to use this product with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

• ROHM assumes no responsibility for use of any circuits described herein, conveys no license under any patent or other right, and makes no representations that the circuits are free from patent infringement.


DESIGN <i>M. Yamashita</i>	CHECK <i>R. Yamamoto</i>	APPROVAL <i>R. Yamashita</i>	DATE: MAY/13/2005	SPECIFICATION No.: TSZ02201- BD3533FVM -1-2
			REV. B	ROHM CO., LTD.

○ ELECTRICAL CHARACTERISTICS(unless otherwise noted, Ta=25°C VCC=3.3V VEN=3V VDDQ=1.8V VTT_IN=1.8V)


Parameter	Symbol	Standard Value			Unit	Condition
		MIN	TYP	MAX		
Standby Current	IST	-	0.8	1.6	mA	VEN=0V
Bias Current	ICC	-	2	4	mA	VEN=3V
[Enable]						
High Level Enable Input Voltage	VENHIGH	2.3	-	5.5	V	
Low Level Enable Input Voltage	VENLOW	-0.3	-	0.8	V	
Enable Pin Input Current	IEN	-	7	10	μA	VEN=3V
[Termination]						
Termination Output Voltage 1	VTT1	VREF-30m	VREF	VREF+30m	V	ITT=-1.0A to 1.0A Ta=0°C to 100°C *4
Termination Output Voltage 2	VTT2	VREF-30m	VREF	VREF+30m	V	VCC=5V, VDDQ=2.5V VTT_IN=2.5V ITT=-1.0A to 1.0A Ta=0°C to 100°C *4
Source Current	ITT+	1.0	-	-	A	
Sink Current	ITT-	-	-	-1.0	A	
Load Regulation	ΔVTT	-	-	50	mV	ITT=-1.0A to 1.0A
Line Regulation	Reg.l	-	20	40	mV	
Upper Side ON Resistance 1	HRON1	-	0.45	0.9	Ω	
Lower Side ON Resistance 1	LRON1	-	0.45	0.9	Ω	
Upper Side ON Resistance 2	HRON2	-	0.4	0.8	Ω	VCC=5V, VDDQ=2.5V VTT_IN=2.5V
Lower Side ON Resistance 2	LRON2	-	0.4	0.8	Ω	VCC=5V, VDDQ=2.5V VTT_IN=2.5V
[Input of Reference Voltage]						
Input Impedance	ZVDDQ	70	100	130	kΩ	
Output Voltage1	VREF1	1/2 × VDDQ -30m	1/2 × VDDQ	1/2 × VDDQ +30m	V	IREF=0mA
Output Voltage2	VREF2	1/2 × VDDQ -40m	1/2 × VDDQ	1/2 × VDDQ +40m	V	IREF=-10mA to 10mA Ta=0°C to 100°C *4
Output Voltage3	VREF3	1/2 × VDDQ -30m	1/2 × VDDQ	1/2 × VDDQ +30m	V	VCC=5V, VDDQ=2.5V VTT_IN=2.5V, IREF=0mA
Output Voltage4	VREF4	1/2 × VDDQ -40m	1/2 × VDDQ	1/2 × VDDQ +40m	V	VCC=5V, VDDQ=2.5V VTT_IN=2.5V ITT=-10mA to 10mA Ta=0°C to 100°C *4
Source Current	IREF+	20	-	-	mA	
Sink Current	IREF-	-	-	-20	mA	
[UVLO]						
UVLO OFF Voltage	VUVLO	2.40	2.55	2.70	V	VCC : sweep up
Hysteresis Voltage	ΔVUVLO	100	160	220	mV	VCC : sweep down

*4 Design Guarantee

○ PHYSICAL DIMENSION



○ BLOCK DIAGRAM



○ Pin number Pin name

Pin number	Pin name
1	GND
2	EN
3	VTT
4	VREF
5	VDDQ
6	VCC
7	VTT_IN
8	VTT

ONOTES FOR USE

- (1) Absolute maximum range
Although the quality of this product is rigorously controlled, and circuit operation is guaranteed within the operation ambient temperature range, the device may be destroyed when applied voltage or operating temperature exceeds its absolute maximum rating. Because the failure mode (such as short mode or open mode) cannot be identified in this instance, it is important to take physical safety measures such as fusing if a specific mode in excess of absolute rating limits is considered for implementation.
- (2) Ground potential
Make sure the potential for the GND pin is always kept lower than the potentials of all other pins, regardless of the operating mode, including transient conditions.
- (3) Thermal Design
Provide sufficient margin in the thermal design to account for the allowable power dissipation (Pd) expected in actual use.
- (4) Using in the strong electromagnetic field
Use in strong electromagnetic fields may cause malfunctions.
- (5) ASO
Be sure that the output transistor for this IC does not exceed the absolute maximum ratings or ASO value.
- (6) Thermal shutdown circuit
The IC is provided with a built-in thermal shutdown (TSD) circuit. When chip temperature reaches the threshold temperature shown below, output goes to a cut-off (open) state. Note that the TSD circuit is designed exclusively to shut down the IC in abnormal thermal conditions. It is not intended to protect the IC per se or guarantee performance when extreme heat occurs. Therefore, the TSD circuit should not be employed with the expectation of continued use or subsequent operation once TSD is operated.

TSD ON temperature [°C] (typ.)	Hysteresis temperature [°C] (typ.)
175	15

- (7) GND pattern
When both a small-signal GND and high current GND are present, single-point grounding (at the set standard point) is recommended, in order to separate the small-signal and high current patterns, and to be sure the voltage change stemming from the wiring resistance and high current does not cause any voltage change in the small-signal GND. In the same way, care must be taken to avoid wiring pattern fluctuations in any connected external component GND.
- (8) Output Capacitor (C1)
Mount an output capacitor between VREF and GND for stability purposes. The VREF output capacitor is for the open loop gain phase compensation. If the capacitor value is not large enough, the output voltage may oscillate. A ceramic 1.0 - 10uF capacitor with minimal susceptibility to temperature is recommended. However, this stability depends on the characteristics of temperature and load. Please confirm operation across a variety of temperature and load conditions.
- (9) Output Capacitor (C4)
Mount an output capacitor between VTT and GND for stability purposes. The output capacitor is for the open loop gain phase compensation and reduces the output voltage load regulation. If the capacitor value is not large enough, the output voltage may oscillate. And if the equivalent series resistance (ESR) is too large, the output voltage rise/drop increases during a sudden load change. A 47 - 220uF polymer capacitor is recommended. However, the stability depends on the characteristics of temperature and load conditions. And if a small ESR capacitor such as a ceramic capacitor is utilized, the output voltage may oscillate due to lack of phase margin. In this case, measures can be taken by adding a resistor in series with this capacitor. Please confirm operation across a variety of temperature and load conditions.
- (10) Input Capacitor (C2, C3)
The input capacitor reduces the output impedance of the voltage supply source connected in the VCC and VTT_IN. If the output impedance of this power supply increases, the input voltage (VCC, VTT_IN) may become unstable. This may result in the output voltage oscillation or lowering ripple rejection. A low ESR 1uF capacitor in VCC and 10uF capacitor in VTT_IN with minimal susceptibility to temperature are preferable, but stability depends on power supply characteristics and the substrate wiring pattern (a parasitic capacitance and impedance). Please confirm operation across a variety of temperature and load conditions.
- (11) Input (VCC, VDDQ, VTT_IN, EN)
The VCC, VDDQ, VTT_IN, and EN are isolated. The UVLO function is integrated to protect faulty operation due to low voltage levels of VCC. VTT output voltage starts up when VCC reaches the UVLO threshold level and EN reaches the threshold level respectively regardless of the start up order in those inputs. And also VREF output voltage starts up when VCC reaches the UVLO threshold level. When the VDDQ and VTT_IN has the same voltage and are supposed to connect each other, VDDQ pin voltage may change due to the voltage drop on the VTT_IN and VDDQ common wiring caused by VTT_IN input current change. This may result in the voltage change of the VTT output. Avoid drawing wiring pattern of VDDQ and VTT_IN so that they do not have common wiring. If the common wiring is inevitable due to limited PCB area, it is recommended that CR filter be added between VTT_IN and VDDQ.
- (12) VTTs
VTTs is to improve load regulation of VTT output. For precise load regulation, VTTs is connected close by VTT to avoid common impedance.
- (13) Please add a protection diode when a large inductance component is connected to the output terminal, and reverse-polarity power is possible at startup or in output OFF condition.

(Example)

