

2.25 MHz Step Down Converter with Dual LDOs and SVS

FEATURES

- Step-Down Converters:
 - V_{IN} Range From 2.3V to 6V
 - Spread Spectrum Clock (SSC) Generation for Reduced EMI
 - 2.25MHz Fixed Frequency Operation
 - 600mA Output Current
- LDOs:
 - V_{IN} Range From 1.6V to 6V
 - Adjustable Output Voltage
 - Up to 300mA Output Current
 - Separate Power Inputs and Enables
- Supply Voltage Supervisor (TPS65001)
 - Manual Reset Input for Push Button
 - Adjustable Reset Time
 - Adjustable Reset Voltage
- 3mm × 3mm 16-Pin QFN (TPS65000)
- 3mm x×3mm 20-Pin QFN (TPS65001)

APPLICATIONS

- Point of Load
- Embedded Processor Power
- Cell Phones, Smart-Phones
- PDAs, Pocket PCs
- Portable Media Players


DESCRIPTION

The TPS65000 and TPS65001 are single chip Power Management ICs for portable applications. Both devices combine a single step-down converter with two low dropout regulators. The step-down converter enters a low power mode at light load for maximum efficiency across the widest possible range of load currents. For low noise applications, the devices can be forced into fixed frequency PWM via a pin. The step-down converter allows the use of a small inductor and capacitors to achieve a small solution size. The step-down converter has Power Good status output that can be used for sequencing. The LDOs are capable of supplying 300mA, and can operate with an input voltage range between 1.6V and 6V, allowing them to be supplied from the step-down converter or directly from the main battery. The step-down converter and the LDOs have separate voltage inputs and enables, allowing for design and sequencing flexibility.

The TPS65000 is available in a 16-pin leadless package (3mm × 3mm QFN).

The TPS65001 extends functionality by adding a Supply Voltage Supervisor (SVS). The SVS allows maximum flexibility by having the reset voltage set with two external resistors, and the reset time set by a small external capacitor. In addition, an active low Manual Reset input allows the SVS to be connected to a push button for external control.

The TPS65001 is available in a 20-pin leadless package (3mm × 3mm QFN).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS810-JUNE 2009 www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

T _A	PART NUMBER ⁽¹⁾	PACKAGE	PACKAGE DESIGNATOR	OPTIONS	svs	SSC	ORDERING ⁽²⁾	PACKAGE MARKING
	TPS65000	QFN 3x3 16	RTE	LDO voltages	N/A	Included	TPS65000RTE	TPS65000
–40°C to 85°C	TPS65001	QFN 3×3 20	RUK	externally adjustable DCDC converters 600mA, V _{OUT} externally adjustable	Included	Included	TPS65001RUK	TPS65001

- (1) Different DCDC current limits and fixed voltage outputs of the DCDC and LDOs are available. Please contact your Texas Instruments sales representative for further information.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input voltage range	On all pins except AGND, PGND, EN_DCDC, VLDO1, VLDO2, FB_LDO1, FB_LDO2, FB_DCDC pins with respect to AGND	-0.3	7	V
	On EN_DCDC with respect to AGND	-0.3	V _{IN} + 0.3, ≤ 7	
Output voltage range	On VLDO1, VLDO2, FB_LDO1, FB_LDO2, FB_DCDC	-0.3	3.6	V
	VINDCDC, SW, PGND,		1800	mA
Current	VINLDO1/2, VLDO1/2, AGND		800	mA
	at all other pins		1	mA
Continuous total power d	issipation	See	dissipation rating table	
Operating free-air temper	rature, T _A	-40	85	°C
Maximum junction tempe	rature, T _J		125	°C
Storage temperature, T _{ste}	9	-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

DEVICE	PACKAGE	$R_{ heta JA}$	$R_{ heta JB}$	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
TPS65000/01 (1)	RTE / RUK	270°C/W	14°C/W	370 mW	204 mW	148 mW
TPS65000/01 (2)	KIE/KUK	48.7°C/W	14°C/W	2.05 W	1.13 W	821 mW

(1) The JEDEC low-K (1s) board used to derive this data was a 3in x 3in, two-layer board with 2-ounce copper traces on top of the board.

(2) The JEDEC high-K (2s2p) board used to derive this data was a 3in x 3in, multilayer board with 1-ounce internal power and ground.

Submit Documentation Feedback



RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
I _{O(DCDC)}	DCDC converter output current			600	mA
L1	SW pin inductor	1.5	2.2	3.3	μΗ
C _{I(DCDC)}	Input capacitor at VINDCDC	10			μF
C _{O(DCDC)}	Output capacitor for DCDC	10		22	μF
C _{I(LDO1/2)}	Input capacitor at VINLDO1/2	2.2			μF
C _{O(LDO1/2)}	Output capacitor for LDO1/2	2.2			μF
I _{O(LDO1)}	LDO1 output current			300	mA
I _{O(LDO2)}	LDO2 output current			300	mA
T _A	Operating ambient temperature	-40		85	°C

ELECTRICAL CHARACTERISTICS

Over full operating ambient temperature range, typical values are at $T_A = 25^\circ$ C. Unless otherwise noted, specifications apply for condition $V_{IN} = EN_LDOx = EN_DCDC = 3.6$ V. External components L = 2.2 μ H, $C_{OUT} = 10$ μ F, $C_{IN} = 4.7$ μ F, (see the parameter measurement information).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATIN	G VOLTAGE					
V _{IN}	Input voltage for VINDCDC of DCDC converter		2.3		6	
VINLDO1	Input voltage for LDO1	See (1)	1.6		6	V
VINLDO2	Input voltage for LDO2	See (1)	1.6		6	
UVLO	Internal undervoltage lockout threshold	V _{CC} falling	1.72	1.77	1.82	V
UVLO	Internal undervoltage lockout hysteresis			160		mV
SUPPLY C	URRENT TPS65000					
		MODE low, EN_DCDC high, EN_LDO1/2 low, I_OUT = 0 mA and no switching		23	32	μА
I_Q	Operating quiescent current	MODE low, EN_DCDC low, EN_LDO1/2 high, I _{OUT} = 0mA		50	57	•
		EN_DCDC high, MODE high, EN_LDO1/2 low, I _{OUT} = 0mA		4		mA
I _{SD}	Shutdown Current	EN_DCDC low EN_LDO1 and EN_LDO2 low		0.16	2.2	μΑ
SUPPLY C	URRENT TPS65001					
		MODE low, EN_DCDC high, EN_LDO1/2 low, I _{OUT} = 0 mA and no switching		24	37	μΑ
I_Q	Operating quiescent current	MODE low, EN_DCDC low, EN_LDO1/2 high, I _{OUT} = 0mA		55	62	μΑ
		EN_DCDC high, MODE high, EN_LDO1/2 low, I _{OUT} = 0mA		4		mA
I _{SD}	Shutdown Current	EN_DCDC low EN_LDO1 and EN_LDO2 low		11	17	μΑ
DIGITAL PI	NS (EN_DCDC, EN_LDO1, EN_LD	02, MODE, PG, MR, RST			'	
V _{IH}	High level input voltage		1.2			V
V _{IL}	Low level input voltage				0.4	V
V _{OL}	Low level output voltage	\overline{PG} and \overline{RST} pins only, $I_O = -100\mu A$			0.4	V
I _{lkg}	Input leakage current	MODE, EN_DCDC, EN_LDO1, EN_LDO2 tied to GND or VINDCDC		0.01	0.1	μΑ

⁽¹⁾ The design principle allows only VINDCDC to be the highest supply in the system if different voltage input supplies separately to DCDC converter and LDOs, meaning VINDCDC ≥ VINLDO1, VINDCDC ≥ VINLDO2.

SLVS810-JUNE 2009 www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

Over full operating ambient temperature range, typical values are at T_A = 25° C. Unless otherwise noted, specifications apply for condition V_{IN} = EN_LDOx = EN_DCDC = 3.6 V. External components L = 2.2 μ H, C_{OUT} = 10 μ F, C_{IN} = 4.7 μ F, (see the

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OSCILLATO	OR .				'	
f _{SW}	Oscillator frequency		1.722	2.25	2.847	MHz
STEP DOW	N CONVERTER POWER SWITCH					
D	High side MOSFET on-resistance	VINDODO V 2 CV		240	480	
R _{DS(on)}	Low side MOSFET on-resistance	VINDCDC = V _{GS} = 3.6V		185	380	mΩ
	DC output current	2.3 V ≤ VINDCDC ≤ 2.5V			300	mA
lo	DC output current	2.5 V ≤ VINDCDC ≤ 6V			600	IIIA
I _{LIMF}	Forward current limit PMOS and NMOS	2.3 V ≤ VINDCDC ≤ 6V	800	1000	1400	mA
T _{SD}	Thermal shutdown	Increasing junction temperature		150		°C
ISD	Thermal shutdown hysteresis	Decreasing junction temperature		30		
STEP DOW	N CONVERTER OUTPUT VOLTAGE					
VDCDC	Adjustable output voltage range, DCDC		0.6	VIIV	NDCDC	V
	FB_DCDC pin current				0.1	μΑ
V_{ref}	Internal reference voltage		0.594	0.6	0.606	V
VDCDC	Output Voltage Accuracy (PWM Mode) (2)	MODE = high, 2.3 ≤ VINDCDC ≤ 6V	-1.5%	0%	1.5%	
VDCDC	Output Voltage Accuracy (PFM mode) (3)	MODE low +1% voltage positioning active		1%		
	Load regulation (PWM mode)	MODE high		0.5		%/A
t _{Start}	Start-up time	EN_DCDC to start of switching (10%)		250		μs
t _{Ramp}	VDCDC ramp up time	VDCDC ramp from 10% to 90%		250		μs
R _{DIS}	Internal discharge resistance at SW	EN_DCDC low		450		Ω
LOW DROP	OUT REGULATORS					•
VINLDOx	Input voltage for LDOx		1.6		6	V
VLDOx	Adjustable output voltage, LDOx (4)		0.73	VINLDO	x - V _{DO}	V
Io	Continuous Pass FET Current				300	mA
l	Short circuit current limit	2.3V ≤ VINLDOx	340		700	mA
I _{SC}	Short circuit current limit	VINLDOx < 2.3V	210		700	ША
	FB_LDOx pin current				0.1	μΑ
	FB_LDOx voltage	Adjustable V _{OUT} mode only		0.5		V
V_{DO}	Dropout Voltage (5)	VINLDOx ≥ 2.3V, I _{OUT} = 250mA			370	mV
• DO	2. opour vollago	VINLDOx < 2.3V I _{OUT} = 175mA			370	mV
	Output Voltage Accuracy (6)	I _O = 1mA to 300mA, VINLDOx = 2.3 - 6V, VLDOx = 1.2V			3.5%	
	Output Voltage Accuracy	I _O = 1mA to 175mA VINLDOx = 1.6V - 6V, VLDOx = 1.2V			3.5%	
	Load regulation	I _O = 1mA to 300mA VINLDOx = 3.6V VLDOx = 1.2V	-1.5%		1.5%	
	Line regulation	VINLDOx = 1.6V - 6V VLDOx = 1.2V at I _O = 1mA	-0.5%		0.5%	

⁽²⁾ For VINDCDC = VDCDC + 1V

Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated

In PFM Mode, the internal reference voltage is typ 1.01 \times V_{REF}.

⁽⁵⁾

Max output voltage VLDOx = 3.6V.

V_{DO} = VINLDOx - VLDOx where VINLDOx = VLDOx(nom) - 100mV

Output voltage specification does not include tolerance of external programming resistors. (6)




ELECTRICAL CHARACTERISTICS (continued)

Over full operating ambient temperature range, typical values are at T_A = 25° C. Unless otherwise noted, specifications apply for condition V_{IN} = EN_LDOx = EN_DCDC = 3.6 V. External components L = 2.2 μ H, C_{OUT} = 10 μ F, C_{IN} = 4.7 μ F, (see the parameter measurement information).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PSSR	Power Supply Rejection Ratio	$f_{NOISE} \le 10 kHz, C_{OUT} \ge 2.2 \mu F, V_{IN} = 2.3 V, V_{OUT} = 1.3 V I_{OUT} = 10 mA$		40		dB
t _{RAMP}	VLDOx Ramp Time	VLDOx ramp from 10% to 90%		200		μs
R _{DIS}	Internal discharge resistance at VLDOx	EN_LDOx low		450		Ω
T _{SD}	Thermal shutdown	Increasing temperature		150		°C
	Thermal shutdown hysteresis	Decreasing temperature		30		°C
SUPPLY VO	LTAGE SUPERVISOR					
V _{IN}	Input voltage for RSTSNS pin		0		6	V
t _{MR} DEGLITCH	MR Deglitch time			1		ms
V_{IH}	Input high voltage	MR pin only	1.2		6	V
V _{IL}	Input low voltage	MR pin only	0		0.4	V
I _{lkg}	High input leakage current	RST pin		0.01	0.1	μΑ
V _{OL}	Output low voltage	\overline{RST} pin only, $I_O = -100\mu A$			0.4	V
I _{TRST}	Reset timer capacitor current		1.6	2	2.2	μΑ
	Reset voltage trip voltage	Voltage rising (Reset time begins)	0.54	0.6	0.66	V
·	Reset voltage trip hysteresis	Voltage falling (RST pulled low)		-5%		



PIN ASSIGNMENTS




PIN FUNCTIONS

PIN		1/0	DESCRIPTION	
NAME	TPS65000	TPS65001	1/0	DESCRIPTION
VINDCDC	6	8	I	Input voltage to DCDC converter and all other control blocks.
EN_DCDC	8	10	I	Enable DCDC converter
MODE	7	9	- 1	Selects force PWM or PWM/PFM automatic transition mode
VINLDO1	13	15	- 1	Input voltage to LDO1
EN_LDO1	1	3	- 1	Enable LDO1
VINLDO2	16	18	- 1	Input voltage to LDO2
EN_LDO2	2	4	- 1	Enable LDO2
PGND	4	6		Power ground – Connected to the PowerPAD™
AGND	10	12		Analog ground - Star back to PGND as close to the IC as possible.
PG	3	5	0	Open drain active low power good output.
SW	5	7	0	Switch pin – connect inductor here
FB_DCDC	9	11	I	Voltage to DCDC error amplifier
VLDO1	12	14	0	LDO1 output voltage
VLDO2	15	17	0	LDO2 output voltage
FB_LDO1	11	13	- 1	Voltage to LDO1 error amplifier
FB_LDO2	14	16	I	Voltage to LDO2 error amplifier
RSTSNS	_	19	I	Voltage for RST generation
RST	_	20	0	Open drain active low reset output.
MR	_	1	I	Active low input to force a reset. (1)
TRST	_	2	I/O	Capacitor connection for setting reset time.

⁽¹⁾ External pull up on \overline{MR} is required.




FUNCTIONAL BLOCK DIAGRAM





SLVS810-JUNE 2009 www.ti.com

TYPICAL CHARACTERISTICS












Figure 4.




 www.ti.com
 SLVS810-JUNE 2009

TYPICAL CHARACTERISTICS (continued)


Ch1: VINLDOx 1V/div

Ch1: EN_LDOx 500mV/div

Ch3: VLDOx 500mV/div



TPS65001 QUIESCENT CURRENT (DCDC PFM Mode) vs INPUT VOLTAGE



VINDCDC = 3.6 VVINLDOx = 2.3 V $T_A = 25^{\circ}\text{C}$ VLDOx = 1.2 V

Load LDOx = 100mA

EN_DCDC = low

 $EN_LDOx = 0V \text{ to } 2.3V$

START-UP TIMING (LDOx)

t - Time - 100ns/div Figure 6.

TPS65001 QUIESCENT CURRENT (LDOx) vs INPUT VOLTAGE







Figure 8.




TYPICAL CHARACTERISTICS (continued)









LINE TRANSIENT RESPONSE (LDOx) VINDCDC = 6V VINLDOx = 1.6 V to 2.3V to 1.6V Ch1: VINLDOx 500mV/div T_A = 25°C Ch2: VLDOx 20mV/div VLDOx = 1.007VLDOx Load Current = 1mA EN_DCDC = GND t - Time - 100μs/div

Figure 10.

Figure 11. Figure 12.

TYPICAL CHARACTERISTICS (continued)






Figure 13.









Figure 16.



TYPICAL CHARACTERISTICS (continued)

PWM to PFM TRANSITION (DCDC) VINDCDC = 3.6V $T_A = 25^{\circ}C$ DCDC Load Current = 30mAVDCDC = 1.8VVout $t - Time - 4\mu s/div$

Figure 17.





DETAILED DESCRIPTION

Step-Down Converter

The step down converter is intended to allow maximum flexibility in the end equipment. The output voltage is user selectable with a resistor network on the output. Figure 19 illustrates the necessary connections.




Figure 19. DCDC Block Diagram and Output Voltage Setting

The output voltage of the DCDC converter is set by Equation 1:

$$V_{DCDC} = V_{FB_DCDC} \times \frac{(R_{DC1} + R_{DC2})}{R_{DC2}}$$

$$V_{DCDC} = 0.6V \times \frac{(R_{DC1} + R_{DC2})}{R_{DC2}}$$
 (1)

The combined resistance of R_{DC1} and R_{DC2} should be less than 1 M Ω .

Fixed output voltages and additional current limit options are also possible. Please contact Texas Instruments for further information.

The step-down converter has two modes of operation to maximize efficiency at different load conditions. At moderate to heavy load currents, the device operates in a fixed frequency pulse width modulation (PWM) mode that results in small output ripple and high efficiency. Pulling the MODE pin to a DC high level will result in PWM mode over the entire load range.

At light load currents, the device operates in a pulsed frequency modulation (PFM) mode to improve efficiency. The transition to this mode occurs when the inductor current through the low-side FET becomes zero, indicating discontinuous conduction. PFM mode also results in the output voltage increasing by 1% from its nominally set value. This voltage positioning is intended to minimize the voltage undershoot of a load step from light to heavy loads, as when a processor moves from sleep to active modes, and the voltage overshoot at load throw-off. Figure 20 shows the voltage positioning behavior for a light to heavy load step.

SLVS810-JUNE 2009 www.ti.com






Figure 20. PFM Voltage Positioning

Pulling the MODE pin to DC ground will result in automatic transition between PFM and PWM modes to maximize efficiency.

The DCDC converter output automatically discharges to ground through an internal 450Ω load when EN_DCDC goes low or when the UVLO condition is met.

SOFT START

The step-down converter has an internal soft start circuit that limits the inrush current during start-up. During soft start, the output voltage ramp up is controlled as shown in Figure 21.




Figure 21. Soft Start

LINEAR REGULATORS

The two linear dropout regulators (LDOs) in the TPS65000 and TPS65001 are designed to provide flexibility in system design. Each LDO has a separate voltage input and enable signal. The input can be tied to the output of the step-down converter or the output of another voltage source. Each LDO output discharge to ground automatically when EN_LDOx goes low.

A resistor network is needed to set the output voltage of the LDOs. Fixed voltage output versions are also available; contact Texas Instruments sales representative for more information.

The LDOs are general-purpose devices that can handle inputs from 6V down to 1.6V, making them suitable for direct connection to the battery. Figure 22 illustrates the necessary connections for LDO1. The same architecture applies to LDO2.

Submit Documentation Feedback




Figure 22. LDO Block Diagram and Output Voltage Setting

The output voltages of the LDOs are set by Equation 2:

$$V_{LDO1} = V_{FB_LDO1} \times \frac{(R_{LDO1_1} + R_{LDO1_2})}{R_{LDO1_2}}$$

$$V_{LDO1} = 0.5V \times \frac{\left(R_{LDO1_{1}} + R_{LDO1_{2}}\right)}{R_{LDO1_{2}}}$$
(2)

The combined resistance of R_{LDO1 1} and R_{LDO1 2} should be less than 1M Ω .

Oscillator and Spread Spectrum Clock Generation

The TPS6500x contains an internal oscillator running at a typical frequency of 2.25MHz. This frequency is the fundamental switching frequency of the step-down converter when it is running in PWM mode. An additional circuit in the oscillator block implements spread spectrum clocking, which modulates the main switching frequency when the device is in PWM mode. This spread spectrum oscillation reduces the power that may cause EMI. When viewed in the frequency domain, the SSC spreads out the frequency that may introduce interference while simultaneously reducing the power. Since the frequency is continually shifting, the amount of time the switcher spends at any single frequency is reduced. This reduction in time means that the receiver that may see the interference has less time to integrate the interference.

Different spin versions of SSC settings are also feasible; contact a Texas Instruments sales representative for more information.

SLVS810-JUNE 2009 www.ti.com






Figure 23 to Figure 24 shows the advantage of SSC with the frequency spectrum centering on the nominal frequency 2.25MHz. The blue spectrum is the result of the spread change. As depicted in the figures the harmonic spectrum is attenuated 10dB comparing to the same device without SSC.

POWER GOOD

The open drain \overline{PG} output is used to indicate the condition of the step down converter and each LDO. This is a combined output, with the outputs being compared when the appropriate enable signal is high. The pin will be pulled low when all enabled outputs are greater than 90% of the target voltage and High-Z when an enabled output is less than 90% of its intended value or when all the enable signals are pulled low.




Figure 25. Power Good Functionality

16



Supply Voltage Supervisor (SVS) [TPS65001 Only]

The SVS is made up of 4 inputs and one output. The $\overline{\text{RST}}$ pin is an active low high impedance output. The $\overline{\text{MR}}$ pin is an active low input, suitable for connecting to a push button circuit to allow manual reset generation. The RSTSNS pin is an analog input pin used for voltage comparison. The TRST pin is connected to an external capacitor, allowing the reset timing to be set in the application. The VINDCDC pin is the main supply input for the control circuits and the switch mode converter.




Figure 26. SVS Block Diagram

Each input can individually trigger RST to go active. Table 1 outlines the paths to activate the reset.

INPUTS OUTPUTS VINDCDC MR RST **V_{RSTSNS}** 0.4 < V < UVLO Χ Χ Low > UVLO $\geq V_{\mathsf{IH}(\overline{\mathsf{MR}})}$ ≤ 0.6 V Low > UVLO ≥ V_{IH(MR)} > 0.6 V High-Z > UVLO Χ Low $< V_{IL(\overline{MR})}$

Table 1. RST Generation Table

SLVS810-JUNE 2009 www.ti.com

The RSTSNS pin should be tied to VINDCDC if the reset functionality is not needed from this pin. This will cause the reset to activate only when VINDCDC is rising from 0V or when VINDCDC has dropped below UVLO. The RSTSNS pin should be connected to an external RC network to set the deglitch timing for triggering a reset when VINDCDC is below the UVLO threshold. The reset threshold voltage is given by Equation 3:

$$V_{RST} = 0.6V \times \frac{(R_{S2} + R_{S1})}{R_{S2}}$$
 (3)

The RST recovery timing is set by the capacitor on the TRST pin. A 2μA current is enabled when the reset condition is met, charging the capacitor. The TRST voltage is monitored internally and the reset ends when the voltage reaches 0.6V. The capacitor value to reset time can be computed with Equation 4:

$$t_{RST} = 0.6V \times \frac{C}{2 \times 10^{-6} A}$$
 (4)

The value t_{RST} is the time from the end of condition that activated RST until RST returns to its Hi-Z state. The TRST pin would be internally discharged to ground when the reset condition is true or after t_{RST}.




Figure 27. RST Recovery Timing

Submit Documentation Feedback



OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR)

Inductor Selection

The typical value for the converter inductor is $2.2\mu H$ output inductor. Larger or smaller inductor values in the range of $1.5\mu H$ to $3.3\mu H$ can be used to optimize the performance of the device for specific operation conditions. The selected inductor has to be rated for its dc resistance and saturation current. The dc resistance of the inductance will influence directly the efficiency of the converter. Therefore, an inductor with lowest dc resistance should be selected for highest efficiency. See SLVA157 for more information on inductor selection.

Equation 5 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 6. This is recommended because during heavy load transient the inductor current will rise above the calculated value.

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f}$$

$$I_{Lmax} = I_{OUTmax} + \frac{\Delta I_{L}}{2}$$
(6)

With:

f = Switching Frequency (2.25MHz typical)

L = Inductor Value

 ΔI_1 = Peak to Peak inductor ripple current

I_{I max} = Maximum Inductor current

The highest inductor current will occur at maximum V_{IN}.

Open core inductors have a soft saturation characteristic, and can usually handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. It must be considered, that the core material from inductor to inductor differs and will have an impact on the efficiency especially at high switching frequencies.

Notice that the step down converter has internal loop compensation. As the internal loop compensation is designed to work with a certain output filter corner frequency calculated as follows:

$$f_{\rm C} = \frac{1}{2\pi \sqrt{L \times C_{\rm OUT}}}$$
 with L = 2.2 μ H, $C_{\rm OUT} = 10\mu$ F (7)

This leads to the fact the selection of external L-C filter has to be coped with the above formula. The product of $L \times C_{OUT}$ should be constant while selecting smaller inductor or increasing output capacitor value.

See Table 2, and the typical applications for possible inductors.

Table 2. INDUCTORS

INDUCTOR TYPE	Inductance μH	SUPPLIER	Max Dimensions (mm)
MIPS2520D2R2	2.0	FDK	2.5 × 2.0 × 1.0
MIPSA2520D2R2	2.0	FDK	2.5 × 2.0 × 1.2
KSLI-252010AG2R2	2.2	Htachi Metals	2.5 × 2.0 × 1.0
LQM2HPN2R2MJ0L	2.2	Murata	2.5 × 2.0 × 1.2
LPS15222	2.2	Coilcraft	3.0 × 3.0 × 1.5

SLVS810-JUNE 2009 www.ti.com

Output Capacitor Selection

The advanced Fast Response voltage mode control scheme of the converter allows the use of small ceramic capacitors with a typical value of $22\mu F$, without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values result in lowest output voltage ripple, and therefore, are recommended. See the recommended components.

If ceramic output capacitors are used, the capacitor RMS ripple current rating will always meet the application requirements. The RMS ripple current is calculated as:

$$I_{RMSCout} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(8)

At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{OUT} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \left(\frac{1}{8 \times C_{OUT} \times f} + ESR\right)$$
(9)

Where the highest output voltage ripple occurs at the highest input voltage V_{IN}.

At light load currents, the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

The adjustable output voltage of the DCDC converter is calculated by Equation 1 in the Step-Down Converter. To keep the external resistor divider network robust against noise, an external feed forward capacitor is required for optimum load transient response. The value of feed forward capacitor should be in the range between 22pF and 33pF provided the equivalent resistance of RDC1 || RDC2 in Equation 1 is approximately $300k\Omega$. Scale change on RDC1||RDC2 would apply a scale change to the feed forward capacitor to keep the RC product a constant.

Input Capacitor Selection

Due to the nature of the DCDC converter, having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering, and minimizing the interference with other circuits caused by high input voltage spikes. It is critical to put the input capacitor as close to the VINDCDC pin as close as possible with the clean GND connection provided. The same consideration is applied for the output capacitor and the inductor. The converters need a ceramic input capacitor of $10\mu F$. The input capacitor can be increased without any limit for better input voltage filtering.

Table 3. Capacitors

CAPACITANCE	SUPPLIER	TYPE		
22μF	TDK C2012X5R0J226MT	Ceramic		
22μF	Taiyo Yuden JMK212BJ226MG	Ceramic		
10μF	Taiyo Yuden JMK212BJ106M	Ceramic		
10μF	TDK C2012X5R0J106M	Ceramic		
10μF	Murata GRM188R60J106M69D	Ceramic		

20

APPLICATION CIRCUITS




Figure 28. Typical TPS65000 Application Schematic




Figure 29. Typical TPS65001 Application Schematic

PACKAGE OPTION ADDENDUM

www.ti.com 29-Jun-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS65000RTER	ACTIVE	QFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65000RTET	ACTIVE	QFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65001RUKR	ACTIVE	QFN	RUK	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65001RUKT	ACTIVE	QFN	RUK	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2009


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65000RTER	QFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.6	8.0	12.0	Q2
TPS65000RTET	QFN	RTE	16	250	330.0	12.4	3.3	3.3	1.6	8.0	12.0	Q2
TPS65001RUKR	QFN	RUK	20	3000	330.0	12.4	3.3	3.3	1.6	8.0	12.0	Q1
TPS65001RUKT	QFN	RUK	20	250	330.0	12.4	3.3	3.3	1.6	8.0	12.0	Q1

www.ti.com 1-Jul-2009




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65000RTER	QFN	RTE	16	3000	340.5	338.1	20.6
TPS65000RTET	QFN	RTE	16	250	340.5	338.1	20.6
TPS65001RUKR	QFN	RUK	20	3000	340.5	338.1	20.6
TPS65001RUKT	QFN	RUK	20	250	340.5	338.1	20.6

RTE (S-PQFP-N16)

PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



THERMAL PAD MECHANICAL DATA




RTE (S-PQFP-N16)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RTE (S-PWQFN-N16)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



RUK (S-PQFP-N20) PLASTIC QUAD FLATPACK 3,10 2,90 AВ $\frac{3,10}{2,90}$ PIN 1 INDEX AREA TOP AND BOTTOM 0,80 0,70 0,20 REF. С SEATING PLANE 0,08 0,05 0,00 $20X \frac{0,50}{0,30}$ 20 16 EXPOSED THERMAL PAD ⇘ 15 $20X \frac{0,25}{0,15}$ ⊕ 0,10 M C A B 0,40 4208637/B 07/07

- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.



THERMAL PAD MECHANICAL DATA




RUK (S-PWQFN-N20)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated