



Low Quiescent Current, Programmable-Delay Supervisory Circuit

FEATURES

- Power-On Reset Generator with Adjustable Delay Time: 1.25ms to 10s
- Very Low Quiescent Current: 2.4µA typ
- High Threshold Accuracy: 0.5% typ
- Fixed Threshold Voltages for Standard Voltage Rails from 0.9V to 5V and Adjustable Voltage Down to 0.4V Are Available
- Manual Reset (MR) Input
- Open-Drain RESET Output
- Temperature Range: -40°C to 125°C
- Small SOT23 Package


APPLICATIONS

- DSP or Microcontroller Applications
- Notebook/Desktop Computers
- PDAs/Hand-Held Products
- Portable/Battery-Powered Products
- FPGA/ASIC Applications

DESCRIPTION

The TPS3808xxx family of microprocessor supervisory circuits monitor system voltages from 0.4V to 5.0V, asserting an open drain RESET signal when the SENSE voltage drops below a preset threshold or when the manual reset (MR) pin drops to a logic low. The RESET output remains low for the user adjustable delay time after the SENSE voltage and manual reset (MR) return above their thresholds.

The TPS3808 uses a precision reference to achieve 0.5% threshold accuracy for $V_{\text{IT}} \leq 3.3 \text{V}$. The reset delay time can be set to 20ms by disconnecting the CT pin, 300ms by connecting the CT pin to V_{DD} using a resistor, or can be user-adjusted between 1.25ms and 10s by connecting the CT pin to an external capacitor. The TPS3808 has a very low typical quiescent current of 2.4 μ A so it is well-suited to battery-powered applications. It is available in a small SOT23 package and is fully specified over a temperature range of -40°C to +125°C.






Figure 1. Typical Application Circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

PRODUCT	NOMINAL SUPPLY VOLTAGE ⁽¹⁾	THRESHOLD VOLTAGE (V _{IT})	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
TPS380G801	Adjustable	0.405V	40°C to 1135°C	40°C to +125°C AVW 7		Tape and Reel, 250
173300G001	Adjustable	0.405 V	-40 C t0 +125 C			Tape and Reel, 3000
TPS3808G09	0.9V	0.84V	-40°C to +125°C	AVV	TPS3808G09DBVT	Tape and Reel, 250
1733606G09	0.90	0.04 V	-40 C t0 +125 C	Avv	TPS3808G09DBVR	Tape and Reel, 3000
TPS3808G12	1.2V	1.12V	-40°C to +125°C	AVY	TPS3808G12DBVT	Tape and Reel, 250
1P53606G12	1.20	1.120	-40°C 10 +125°C	AVI	TPS3808G12DBVR	Tape and Reel, 3000
TPS3808G15	1.5V	1.40V	-40°C to +125°C	AVS	TPS3808G15DBVT	Tape and Reel, 250
1733000013	1.50	1.40 V	-40 C t0 +125 C	AVS	TPS3808G15DBVR	Tape and Reel, 3000
TPS3808G18	1.8V	4.07/		AVR	TPS3808G18DBVT	Tape and Reel, 250
1733000010	1.00	1.67V	-40°C to +125°C	AVK	TPS3808G18DBVR	Tape and Reel, 3000
TPS3808G25	2.5)/	2.221/	-40°C to +125°C	A)/O	TPS3808G25DBVT	Tape and Reel, 250
1P53606G25	2.5V	2.33V	-40°C 10 +125°C	AVQ	TPS3808G25DBVR	Tape and Reel, 3000
TPS3808G30	2.0\/	2.79V	-40°C to +125°C	AVP	TPS3808G30DBVT	Tape and Reel, 250
1253606G30	3.0V	2.790	-40°C 10 +125°C	AVP	TPS3808G30DBVR	Tape and Reel, 3000
TDC2000C22	2.21/	2.07\/	4000 . 4000	A)/O	TPS3808G33DBVT	Tape and Reel, 250
TPS3808G33	3.3V	3.07V	-40°C to +125°C	AVO	TPS3808G33DBVR	Tape and Reel, 3000
TDC2000CE0	F 0)/	40504 40500 4141		AVN	TPS3808G50DBVT	Tape and Reel, 250
TPS3808G50	5.0V	4.65V	-40°C to +125°C	AVIN	TPS3808G50DBVR	Tape and Reel, 3000

⁽¹⁾ Custom threshold voltages from 0.82V to 3.3V, 4.4V to 5.0V are available on a quick-turn basis for fast prototyping. Minimum order quantities apply. Contact factory for details and availability.

ABSOLUTE MAXIMUM RATINGS

over operating junction temperature range (unless otherwise noted)(1)

	TPS3808	UNIT
Input voltage range, V _{DD}	-0.3 to 7.0	V
CT voltage range, V _{CT}	-0.3 to V _{DD} + 0.3	V
Other voltage ranges: V _{RESET} , V _{MR} , V _{SENSE}	-0.3 to 7	V
RESET pin current	5	mA
Operating junction temperature range, T _J ⁽²⁾	-40 to +150	°C
Storage temperature range, T _{STG}	-65 to +150	°C
ESD rating, HBM	2	kV
ESD rating, CDM	500	V

⁽¹⁾ Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

⁽²⁾ Due to the low dissipated power in this device, it is assumed that $T_{\perp} = T_{A}$.



ELECTRICAL CHARACTERISTICS


 $1.8V \le V_{DD} \le 6.5V$, $R_{LRESET} = 100k\Omega$, $C_{LRESET} = 50pF$, over operating temperature range ($T_{J} = -40^{\circ}C$ to +125°C), unless otherwise noted. Typical values are at $T_{J} = 25^{\circ}C$.

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DD}	Input supply range			1.8		6.5	V
	Cupply ourrent (ourrent in				2.4	5.0	μΑ
I _{DD}	Supply current (current in	ito v _{DD} biti)	$\begin{split} & V_{DD} = 3.3V, \overline{\text{RESET}} \text{not asserted} \\ & MR, \overline{\text{RESET}}, CT \text{open} \\ & V_{DD} = 6.5V, \overline{\text{RESET}} \text{not asserted} \\ & MR, \overline{\text{RESET}}, CT \text{open} \\ & 1.3V \leq V_{DD} < 1.8V, I_{OL} = 0.4\text{mA} \\ & 1.8V \leq V_{DD} \leq 6.5V, I_{OL} = 1.0\text{mA} \\ & V_{OL} (\text{max}) = 0.2V, I_{\overline{\text{RESET}}} = 15 \mu \text{A} \\ & -40^{\circ}\text{C} < T_{J} < +85^{\circ}\text{C} \\ & -40^{\circ}\text{C} < T_{J} < +85^{\circ}\text{C} \\ & -40^{\circ}\text{C} < T_{J} < +85^{\circ}\text{C} \\ & V_{\overline{\text{SENSE}}} = 6.5V \\ & V_{\overline{\text{RESET}}} = 6.5V, \overline{\text{RESET}} \text{not asserted} \\ & V_{IN} = 0V \text{to} V_{DD} \\ & V_{IN} = 0V \text{to} 6.5V \\ & V_{IH} = 1.05V_{IT}, V_{IL} = 0.95V_{IT} \\ & V_{IH} = 0.7V_{DD}, V_{IL} = 0.3V_{DD} \end{split}$		2.7	6.0	μΑ
V _{OL}	Low-level output voltage		$1.3V \le V_{DD} < 1.8V, I_{OL} = 0.4mA$			0.3	V
VOL	Low-level output voltage		$1.8V \le V_{DD} \le 6.5V$, $I_{OL} = 1.0mA$			0.4	V
	Power-up reset voltage ⁽¹⁾)	V_{OL} (max) = 0.2V, $I_{\overline{RESET}}$ = 15 μ A			8.0	V
		TPS3808G01		-2.0	±1.0	+2.0	
	Negative-going	$V_{IT} \leq 3.3V$		-1.5	±0.5	+1.5	
V_{IT}	input threshold	$3.3V < V_{IT} \le 5.0V$		-2.0	±1.0	+2.0	%
	accuracy	$V_{IT} \leq 3.3V$	-40°C < T _J < +85°C	-1.25	±0.5	+1.25	
		$3.3V < V_{IT} \le 5.0V$	-40°C < T _J < +85°C	-1.5	±0.5	+1.5	
V	Hyptoropia on V nin	TPS3808G01			1.5	3.0	0/ \ /
V_{hys}	Hysteresis on V _{IT} pin	Fixed versions			1.0	2.5	%V _{IT}
$R_{\overline{MR}}$	MR Internal pull-up resistance			70	90		kΩ
_	Input current at SENSE	sistance Input current at SENSE TPS3808G01 V _{SENSE} = V _{IT}	-25		25	nA	
I _{SENSE}	pin	Fixed versions	V _{SENSE} = 6.5V		1.7		μΑ
I _{OH}	RESET leakage current		V _{RESET} = 6.5V, RESET not asserted			300	nA
(Input capacitance, any	CT pin	V _{IN} = 0V to V _{DD}		5		nE.
C _{IN}	pin	Other pins	V _{IN} = 0V to 6.5V		5		pF
V_{IL}	MR logic low input			0.3 V _{DD}			V
V _{IH}	MR logic high input					0.7 V _{DD}	V
	Maximum transient	SENSE	$V_{IH} = 1.05V_{IT}, V_{IL} = 0.95V_{IT}$		20		
t _w	duration	MR	$-40^{\circ}\text{C} < \text{T}_{\text{J}} < +85^{\circ}\text{C}$ $V_{\text{SENSE}} = \text{V}_{\text{IT}}$ $V_{\text{SENSE}} = 6.5\text{V}$ $V_{\text{RESET}} = 6.5\text{V}, \overline{\text{RESET}} \text{ not asserted}$ $V_{\text{IN}} = 0\text{V to V}_{\text{DD}}$ $V_{\text{IN}} = 0\text{V to 6.5V}$ $V_{\text{IH}} = 1.05\text{V}_{\text{IT}}, V_{\text{IL}} = 0.95\text{V}_{\text{IT}}$ $V_{\text{IH}} = 0.7\text{V}_{\text{DD}}, V_{\text{IL}} = 0.3\text{V}_{\text{DD}}$ See timing diagram		0.001		μs
		CT = Open		12	20	28	ms
•	DECET dolov timo	$CT = V_{DD}$	See timing diagram	180	300	420	ms
t _d	RESET delay time	CT = 100pF	See uning diagram	0.75	1.25	1.75	ms
	CT = 180nF			0.7	1.2	1.7	S
	Propagation delay	MR to RESET	$V_{IH} = 0.7V_{DD}, V_{IL} = 0.3V_{DD}$		150		ns
t _{pHL}	High to low level RESET delay	SENSE to RESET	V _{IH} = 1.05V _{IT} , V _{IL} = 0.95V _{IT}		20		μs
θ_{JA}	Thermal resistance, junction-to-ambient				290		°C/W

⁽¹⁾ The lowest supply voltage (V_{DD}) at which \overline{RESET} becomes active. $T_{rise(VDD)} \ge 15 \mu s/V$.



FUNCTIONAL BLOCK DIAGRAMS




Adjustable Voltage Version

Fixed Voltage Version

Figure 2. Adjustable and Fixed Voltage Versions

PIN ASSIGNMENTS



TERMINAL FUNCTIONS

TERMINAL		
NAME	SOT23 (DBV) PIN NO.	DESCRIPTION
RESET	1	RESET is an open drain output that is driven to a low impedance state when RESET is asserted (either the SENSE input is lower than the threshold voltage (V_{IT}) or the \overline{MR} pin is set to a logic low). RESET will remain low (asserted) for the reset period after both SENSE is above V_{IT} and \overline{MR} is set to a logic high. A pull-up resistor from 10kΩ to 1MΩ should be used on this pin, and allows the reset pin to attain voltages higher than V_{DD} .
GND	2	Ground
MR	3	Driving the manual reset pin (\overline{MR}) low asserts \overline{RESET} . \overline{MR} is internally tied to V_{DD} by a $90k\Omega$ pull-up resistor.
СТ	4	Reset period programming pin. Connecting this pin to V_{DD} through a $40k\Omega$ to $200k\Omega$ resistor or leaving it open results in fixed delay times (see <i>Electrical Characteristics</i>). Connecting this pin to a ground referenced capacitor $\geq 100pF$ gives a user-programmable delay time. See <i>Selecting The Reset Delay Time</i> in the Device Operation section for more information.
SENSE	5	This pin is connected to the voltage to be monitored. If the voltage at this terminal drops below the threshold voltage V_{IT} , then \overline{RESET} is asserted.
V_{DD}	6	Supply voltage. It is good analog design practice to place a 0.1µF ceramic capacitor close to this pin.






Figure 3. TPS3808 Timing Diagram Showing $\overline{\text{MR}}$ and SENSE Reset Timing

TRUTH TABLE

MR	SENSE > V _{IT}	RESET
L	0	L
L	1	L
Н	0	L
Н	1	Н



TYPICAL CHARACTERISTICS

 $V_{DD}=3.3V,\,T_{J}=25^{\circ}C,\,R_{LRESET}=100k\Omega,\,C_{LRESET}=50pF$




Figure 4.




Figure 5.

NORMALIZED RESET TIMEOUT PERIOD

 $\label{eq:continuous_transform} \begin{array}{c} \text{VS} \\ \text{TEMPERATURE} \\ \text{($C_T = OPEN, $C_T = V_{DD}, $C_T = Any)} \end{array}$




Figure 6.

MAXIMUM TRANSIENT DURATION AT SENSE VS SENSE THRESHOLD OVERDRIVE VOLTAGE





Figure 7.



TYPICAL CHARACTERISTICS (continued)

 $\mathrm{V_{DD}=3.3V,\,T_{J}=25^{\circ}C,\,R_{LRESET}=100k\Omega,\,C_{LRESET}=50pF}$

NORMALIZED SENSE THRESHOLD VOLTAGE (V_{IT}) vs TEMPERATURE



4.5 4.5 4.0 96 3.5 2.5 2.0 1.5 1.0 0.5 0.5

LOW-LEVEL RESET VOLTAGE

Figure 8.

RESET Current (mA)

Figure 9.

2.0

2.5

3.0

3.5

4.0

LOW-LEVEL RESET VOLTAGE vs

0

0.5

1.0

1.5




Figure 10.



DEVICE OPERATION

The TPS3808 microprocessor supervisory product family is designed to assert a RESET signal when either the SENSE pin voltage drops below VIT or the manual reset (MR) is driven low. The RESET output remains asserted for a user-adjustable time after both the manual reset (MR) and SENSE voltages return above their thresholds. A broad range of voltage threshold and reset delay time adjustments are available, allowing these devices to be used in a wide array of applications. Reset threshold voltages can be factory-set from 0.82V to 3.3V or from 4.4V to 5.0V, while the TPS3808G01 can be set to any voltage above 0.405V using an external resistor divider. Two preset delay times are also user-selectable: connecting the CT pin to V_{DD} results in a 300ms reset delay, while leaving the CT pin open yields a 20ms reset delay. In addition, connecting a capacitor between CT and GND allows the designer to select any reset delay period from 1.25ms to 10s.

RESET OUTPUT

A typical application of the TPS3808G25 used with the OMAP1510 processor is shown in Figure 11. The open drain \overline{RESET} output is typically connected to the \overline{RESET} input of a microprocessor. A pull-up resistor must be used to hold this line high when \overline{RESET} is not asserted. The \overline{RESET} output is undefined for voltage below 0.8V, but this is normally not a problem since most microprocessors do not function below this voltage. \overline{RESET} remains high (unasserted) as long as SENSE is above its threshold (VIT) and the manual reset (\overline{MR}) is logic high. If either SENSE falls below VIT or \overline{MR} is driven low, \overline{RESET} is asserted, driving the \overline{RESET} pin to a low impedance.




Figure 11. Typical Application of the TPS3808 with an OMAP Processor

Once $\overline{\text{MR}}$ is again logic high and SENSE is above V_{IT} + V_{hys} (the threshold hysteresis), a delay circuit is enabled which holds $\overline{\text{RESET}}$ low for a specified reset delay period. Once the reset delay has expired, the $\overline{\text{RESET}}$ pin goes to a high impedance state. The pull-up resistor from the open drain $\overline{\text{RESET}}$ to the

supply line can be used to allow the reset signal for the microprocessor to have a voltage higher than V_{DD} (up to 6.5V). The pull-up resistor should be no smaller than $10k\Omega$ as a result of the finite impedance of the \overline{RESET} line.

SENSE INPUT

The SENSE input provides a terminal at which any system voltage can be monitored. If the voltage on this pin drops below $V_{\rm IT}$, then $\overline{\rm RESET}$ is asserted. The comparator has a built-in hysteresis to ensure smooth $\overline{\rm RESET}$ assertions and de-assertions. It is good analog design practice to put a 1nF to 10nF bypass capacitor on the SENSE input to reduce sensitivity to transients and layout parasitics.

The TPS3808G01 can be used to monitor any voltage rail down to 0.405V using the circuit shown in Figure 12.




Figure 12. Using the TPS3808G01 to Monitor a User-Defined Threshold Voltage

MANUAL RESET (MR) INPUT

The manual reset ($\overline{\text{MR}}$) input allows a processor or other logic circuits to initiate a reset. A logic low (0.3V_{DD}) on $\overline{\text{MR}}$ causes $\overline{\text{RESET}}$ to assert. After $\overline{\text{MR}}$ returns to a logic high and SENSE is above its reset threshold, $\overline{\text{RESET}}$ is de-asserted after the user defined reset delay expires. Note that $\overline{\text{MR}}$ is internally tied to V_{DD} using a 90k resistor so this pin can be left unconnected if $\overline{\text{MR}}$ will not be used.

Figure 13 shows how \overline{MR} can be used to monitor multiple system voltages. Note that if the logic signal driving \overline{MR} does not go fully to V_{DD} , there will be some additional current draw into V_{DD} as a result of the internal pull-up resistor on \overline{MR} . To minimize current draw, a logic-level FET can be used as shown in Figure 14.






Figure 13. Using MR to Monitor Multiple System Voltages




Figure 14. Using an External MOSFET to Minimize $I_{\rm DD}$ When $\overline{\rm MR}$ Signal Does Not Go to $V_{\rm DD}$

SELECTING THE RESET DELAY TIME

The TPS3808 has three options for setting the RESET delay time as shown in Figure 15. Figure 15a shows the configuration for a fixed 300ms typical delay time by tying CT to V_{DD} ; a resistor from $40k\Omega$ to $200k\Omega$ must be used. Supply current is not affected

by the choice of resistor. Figure 15b shows a fixed 20ms delay time by leaving the CT pin open. Figure 15c shows a ground referenced capacitor connected to CT for a user-defined program time between 1.25ms and 10s.

The capacitor CT should be ≥ 100pF nominal value in order for the TPS3808xxx to recognize that the capacitor is present. The capacitor value for a given delay time can be calculated using the following equation:

$$C_T (nF) = [t_D (s) - 0.5 \cdot 10^{-3} (s)] \cdot 175$$
 (1)

The reset delay time is determined by the time it takes an on-chip precision 220nA current source to charge the external capacitor to 1.23V. When a RESET is asserted the capacitor is discharged. When the RESET conditions are cleared, the internal current source is enabled and begins to charge the external capacitor. When the voltage on this capacitor reaches 1.23V, RESET is de-asserted. Note that a low leakage type capacitor such as a ceramic should be used, and that stray capacitance around this pin may cause errors in the reset delay time.

IMMUNITY TO SENSE PIN VOLTAGE TRANSIENTS

The TPS3808 is relatively immune to short negative transients on the SENSE pin. Sensitivity to transients is dependent on threshold overdrive, as shown in the Maximum Transient Duration at Sense vs Sense Threshold Overdrive Voltage graph in the Typical Characteristics section.




Figure 15. Configuration Used to Set the RESET Delay Time







PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS3808G01DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G01DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G01DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G01DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G09DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G09DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G09DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G12DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G12DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G12DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G12DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G15DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G15DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G15DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G15DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G18DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G18DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G18DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G18DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G25DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G25DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G25DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G25DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G30DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G30DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM





com 26-Apr-2005

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS3808G30DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G30DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G33DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G33DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G33DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G33DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G50DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G50DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3808G50DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated