

Data Sheet

September 9, 2009

```
FN6181.2
```


Low Noise, Low Power, SPI[™] Bus, 128 Taps

The ISL22446 integrates four digitally controlled potentiometers (DCP) and non-volatile memory on a monolithic CMOS integrated circuit.

The digitally controlled potentiometers are implemented with a combination of resistor elements and CMOS switches. The position of the wipers are controlled by the user through the SPI serial interface. Each potentiometer has an associated volatile Wiper Register (WR) and a non-volatile Initial Value Register (IVR) that can be directly written to and read by the user. The contents of the WR controls the position of the wiper. At power-up the device recalls the contents of the DCP's IVR to the corresponding WR.

The DCPs can be used as three-terminal potentiometers or as two-terminal variable resistors in a wide variety of applications including control, parameter adjustments, and signal processing.

Pinouts



Wiper resistance: 70Ω typical @ V_{CC} = 3.3V

Four potentiometers in one package

Non-volatile storage of wiper position


Shutdown mode

128 resistor taps

SPI serial interface

Features

- Shutdown current 5µA max
- Power supply: 2.7V to 5.5V
- 50k Ω or 10k Ω total resistance •
- · High reliability
 - Endurance: 1,000,000 data changes per bit per register
 - Register data retention: 50 years @ T ≤ +55°C
- 20 Ld TSSOP and 20 Ld TQFN package
- Pb-free (RoHS compliant)



Ordering Information


| PART NUMBER (Note) | PART MARKING | RESISTANCE OPTION (kΩ) | TEMP. RANGE (°C) | PACKAGE (Pb-free) | PKG. DWG. # |
|-----------------------|-----------------|---------------------------|---------------------|----------------------|----------------|
| ISL22446UFV20Z* | 22446 UFVZ | 50 | -40 to +125 | 20 Ld TSSOP | M20.173 |
| ISL22446UFRT20Z* | 224 46UFZ | 50 | -40 to +125 | 20 Ld 4x4 TQFN | L20.4x4A |
| ISL22446WFV20Z* | 22446 WFVZ | 10 | -40 to +125 | 20 Ld TSSOP | M20.173 |
| ISL22446WFRT20Z* | 224 46WFZ | 10 | -40 to +125 | 20 Ld 4x4 TQFN | L20.4x4A |

*Add "-TK" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

1

Block Diagram



Pin Descriptions

| TSSOP PIN NUMBER | TQFN PIN NUMBER | SYMBOL | DESCRIPTION |
|---------------------|--------------------|--------|---|
| 1 | 3 | RH3 | "High" terminal of DCP3 |
| 2 | 4 | RL3 | "Low" terminal of DCP3 |
| 3 | 5 | RW3 | "Wiper" terminal of DCP3 |
| 4 | 6 | NC | No connect |
| 5 | 7 | SCK | SPI clock input |
| 6 | 8 | SDO | SPI Open drain Data Output |
| 7 | 9 | GND | Device ground pin |
| 8 | 10 | RW2 | "Wiper" terminal of DCP2 |
| 9 | 11 | RL2 | "Low" terminal of DCP2 |
| 10 | 12 | RH2 | "High" terminal of DCP2 |
| 11 | 13 | RW1 | "Wiper" terminal of DCP1 |
| 12 | 14 | RL1 | "Low" terminal of DCP1 |
| 13 | 15 | RH1 | "High" terminal of DCP1 |
| 14 | 16 | CS | SPI Chip Select active low input |
| 15 | 17 | SDI | SPI Data Input |
| 16 | 18 | VCC | Power supply pin |
| 17 | 19 | SHDN | Shutdown active low input |
| 18 | 20 | RH0 | "High" terminal of DCP0 |
| 19 | 1 | RL0 | "Low" terminal of DCP0 |
| 20 | 2 | RW0 | "Wiper" terminal of DCP0 |
| | EPAD* | | Exposed Die Pad internally connected to GND |

*NOTE: PCB thermal land for QFN EPAD should be connected to GND plane or left floating. For more information refer to http://www.intersil.com/data/tb/TB389.pdf

Absolute Maximum Ratings

| Storage Temperature65°C to +150°C Voltage at any Digital Interface Pin |
|--|
| with Respect to GND0.3V to V _{CC} + 0.3 |
| V _{CC} 0.3V to +6V |
| Voltage at any DCP Pin with Respect to GND0.3V to V_{CC} |
| I _W (10s) |
| Latchup (Note 4) Class II, Level B @ +125°C |
| ESD Ratings |
| Human Body Model 2.5kV |
| Machine Model |

Thermal Information

| Thermal Resistance (Typical) | θ_{JA} (°C/W) | θ _{JC} (°C/W) | | |
|--|----------------------|------------------------|--|--|
| 20 Lead TSSOP (Note 1) | 95 | N/A | | |
| 20 Lead TQFN (Notes 2, 3) | 40 | 3.0 | | |
| Maximum Junction Temperature (Plastic Package) +150° | | | | |
| Pb-free Reflow Profile | S | ee link below | | |
| http://www.intersil.com/pbfree/Pb-FreeR | eflow.asp | | | |

Recommended Operating Conditions

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 1. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 3. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 4. Jedec Class II pulse conditions and failure criterion used. Level B exceptions are: using a max positive pulse of 6.5V on the SHDN pin, and using a max negative pulse of -0.8V for all pins.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 22) | TYP (Note 5) | MAX (Note 22) | UNIT |
|---|---|---|------------------|-----------------|------------------|---------------------|
| R _{TOTAL} | R _H to R _L Resistance | W option | | 10 | | kΩ |
| | | U option | | 50 | | kΩ |
| | R _H to R _L ResistanceTolerance | W and U option | -20 | | +20 | % |
| | End-to-End Temperature Coefficient | W option | | ±50 | | ppm/°C (Note 21) |
| | | U option | | ±80 | | ppm/°C (Note 21) |
| V_{RH}, V_{RL} | V_{RH} and V_{RL} Terminal Voltages | V_{RH} and V_{RL} to GND | 0 | | V _{CC} | V |
| R _W | Wiper Resistance | V_{CC} = 3.3V, wiper current = V_{CC}/R_{TOTAL} | | 70 | 200 | Ω |
| C _H /C _L /C _W (Note 21) | Potentiometer Capacitance | | | 10/10/25 | | pF |
| I _{LkgDCP} | Leakage on DCP Pins | Voltage at pin from GND to V_{CC} | | 0.1 | 1 | μA |
| VOLTAGE D | IVIDER MODE (0V @ R _L i; V _{CC} @ R _H i; | measured at R_W i, unloaded; i = 0, 1, 2 or 3) | | | 1 | |
| INL (Note 10) | Integral Non-linearity | Monotonic over all tap positions, W and U options | -1 | | 1 | LSB (Note 6) |
| DNL (Note 9) | Differential Non-linearity | Monotonic over all tap positions, W and U options | -0.5 | | 0.5 | LSB (Note 6) |
| ZSerror (Note 7) | Zero-scale Error | W option | 0 | 1 | 5 | LSB (Note 6) |
| | | U option | 0 | 0.5 | 2 | LSB (Note 6) |

Analog Specifications Over recommended operating conditions, unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 22) | TYP (Note 5) | MAX (Note 22) | UNIT |
|---------------------------------|--|---|---------------------------|--------------------------|------------------|-----------------|
| FSerror (Note 8) | Full-scale Error | W option | -5 | -1 | 0 | LSB (Note 6) |
| | | U option | -2 | -1 | 0 | LSB (Note 6) |
| V _{MATCH} (Note 11) | DCP to DCP Matching | Any two DCPs at same tap position, same voltage at all $\rm R_{H}$ terminals, and same voltage at all $\rm R_{L}$ terminals | -2 | | 2 | LSB (Note 6) |
| TC _V (Note 12) | Ratiometric Temperature Coefficient | DCP register set to 40 hex | | ±4 | | ppm/°C |
| RESISTOR | MODE (Measurements between R _W i an | d R _L i with R _H i not connected, or between R _W i a | ind R _H i with | R _L i not cor | inected; i = 0 |), 1, 2 or 3) |
| RINL (Note 16) | Integral Non-linearity | DCP register set between 10h and 7Fh; monotonic over all tap positions | -1 | | 1 | MI (Note 13) |
| RDNL (Note 15) | Differential Non-linearity | DCP register set between 10h and 7Fh; monotonic over all tap positions, W option | -1 | | 1 | MI (Note 13) |
| | | DCP register set between 10h and 7Fh; monotonic over all tap positions, U option | -0.5 | | 0.5 | MI (Note 13) |
| Roffset (Note 14) | Offset | W option | 0 | 1 | 7 | MI (Note 13) |
| | | U option | 0 | 0.5 | 2 | MI (Note 13) |
| | | 1 | | 1 | 1 | |

Analog Specifications Over recommended operating conditions, unless otherwise stated. (Continued)

Operating Specifications Over the recommended operating conditions, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 22) | TYP (Note 5) | MAX (Note 22) | UNIT |
|------------------|---|--|------------------|-----------------|------------------|------|
| I _{CC1} | V _{CC} Supply Current (Volatile Write/Read) | f _{SCK} = 5MHz; (for SPI Active, Read and Volatile Write states only) | | | 0.5 | mA |
| I _{CC2} | V _{CC} Supply Current (Non-volatile Write/Read) | f _{SCK} = 5MHz; (for SPI Active, Read and Non-volatile Write states only) | | | 3 | mA |
| I _{SB} | V _{CC} Current (Standby) | V _{CC} = +5.5V @ +85°C, SPI interface in standby state | | | 5 | μA |
| | | V _{CC} = +5.5V @ +125°C, SPI interface in standby state | | | 7 | μA |
| | | V _{CC} = +3.6V @ +85°C, SPI interface in standby state | | | 3 | μA |
| | | V_{CC} = +3.6V @ +125°C, SPI interface in standby state | | | 5 | μA |
| I _{SD} | V _{CC} Current (Shutdown) | V _{CC} = +5.5V @ +85°C, SPI interface in standby state | | | 3 | μΑ |
| | | V_{CC} = +5.5V @ +125°C, SPI interface in standby state | | | 5 | μΑ |
| | | V _{CC} = +3.6V @ +85°C, SPI interface in standby state | | | 2 | μA |
| | | V _{CC} = +3.6V @ +125°C, SPI interface in standby state | | | 4 | μA |

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 22) | TYP (Note 5) | MAX (Note 22) | UNIT |
|-----------------------------------|--|---|----------------------|-----------------|-----------------------|--------|
| I _{LkgDig} | Leakage Current at Pins SHDN, SCK, SDI, SDO and CS | Voltage at pin from GND to V_{CC} | -1 | | 1 | μA |
| t _{WRT} (Note 21) | Wiper Response Time after SPI Write to WR Register | | | 1.5 | | μs |
| ^t ShdnRec (Note 21) | DCP Recall Time from Shutdown Mode | From rising edge of SHDN signal to wiper stored position and RH connection | | 1.5 | | μs |
| | | SCK rising edge of last bit of ACR data byte to wiper stored position and RH connection | | 1.5 | | μs |
| Vpor | Power-on Recall Voltage | Minimum V_{CC} at which memory recall occurs | 2.0 | | 2.6 | V |
| VccRamp | V _{CC} Ramp Rate | | 0.2 | | | V/ms |
| t _D | Power-up Delay | V_{CC} above Vpor, to DCP Initial Value Register recall completed, and SPI Interface in standby state | | | 3 | ms |
| EEPROM SP | PECIFICATION | L | <u> </u> | | 4 | |
| | EEPROM Endurance | | 1,000,000 | | | Cycles |
| | EEPROM Retention | Temperature T <u><</u> +55°C | 50 | | | Years |
| ^t WC (Note 19) | Non-volatile Write Cycle Time | | | 12 | 20 | ms |
| SERIAL INT | ERFACE SPECIFICATIONS | l | <u> </u> | I | | |
| VIL | SHDN, SCK, SDI, and CS Input Buffer LOW Voltage | | -0.3 | | 0.3*V _{CC} | V |
| V _{IH} | SHDN, SCK, SDI, and CS Input Buffer HIGH Voltage | | 0.7*V _{CC} | | V _{CC} + 0.3 | V |
| Hysteresis | SHDN, SCK, SDI, and CS Input Buffer Hysteresis | | 0.05*V _{CC} | | | V |
| V _{OL} | SDO Output Buffer LOW Voltage | I _{OL} = 4mA | 0 | | 0.4 | V |
| R _{pu} (Note 20) | SDO pull-up resistor off-chip | Maximum is determined by t_{RO} and t_{FO} with maximum bus load Cb = 30pF, f_{SCK} = 5MHz | | | 2 | kΩ |
| Cpin (Note 21) | SHDN, SCK, SDI, SDO and CS Pin Capacitance | | | 10 | | pF |
| ^f SCK | SPI Frequency | | | | 5 | MHz |
| ^t CYC | SPI Clock Cycle Time | | 200 | | | ns |
| t _{WH} | SPI Clock High Time | | 100 | | | ns |
| t _{WL} | SPI Clock Low Time | | 100 | | | ns |
| ^t LEAD | Lead Time | | 250 | | | ns |
| tLAG | Lag Time | | 250 | | | ns |
| t _{SU} | SDI, SCK and CS Input Setup Time | | 50 | | | ns |
| t _H | SDI, SCK and \overline{CS} Input Hold Time | | 50 | | | ns |
| t _{RI} | SDI, SCK and \overline{CS} Input Rise Time | | 10 | | | ns |
| t _{FI} | SDI, SCK and CS Input Fall Time | | 10 | | 20 | ns |
| t _{DIS} | SDO Output Disable Time | | 0 | | 100 | ns |
| t _V | SDO Output Valid Time | | | | 350 | ns |

Operating Specifications Over the recommended operating conditions, unless otherwise specified. (Continued)

| Operating Specifications | Over the recommended operating conditions, unless otherwise specified. | (Continued) |
|---------------------------------|--|-------------|
|---------------------------------|--|-------------|

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 22) | TYP (Note 5) | MAX (Note 22) | UNIT |
|-----------------|----------------------|--------------------------|------------------|-----------------|------------------|------|
| t _{HO} | SDO Output Hold Time | | 0 | | | ns |
| t _{RO} | SDO Output Rise Time | $R_{pu} = 2k, Cb = 30pF$ | | | 60 | ns |
| tFO | SDO Output Fall Time | $R_{pu} = 2k, Cb = 30pF$ | | | 60 | ns |
| tcs | CS Deselect Time | | 2 | | | μs |

NOTES:

- 5. Typical values are for $T_A = +25^{\circ}C$ and 3.3V supply voltage.
- 6. LSB: [V(R_W)₁₂₇ V(R_W)₀]/127. V(R_W)₁₂₇ and V(R_W)₀ are V(R_W) for the DCP register set to 7F hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.

7. ZS error = $V(RW)_0/LSB$.


- 8. FS error = $[V(RW)_{127} V_{CC}]/LSB$.
- 9. DNL = [V(RW)_i V(RW)_{i-1}]/LSB-1, for i = 1 to 127. i is the DCP register setting.
- 10. INL = [V(RW)_i i LSB V(RW)]/LSB for i = 1 to 127

11. $V_{MATCH} = [V(RWx)_i - V(RWy)_i]/LSB, \text{ for } i = 1 \text{ to } 127, x = 0 \text{ to } 3 \text{ and } y = 0 \text{ to } 3.$ 12. $TC_V = \frac{Max(V(RW)_i) - Min(V(RW)_i)}{[Max(V(RW)_i) + Min(V(RW)_i)]/2} \times \frac{10^6}{+165^{\circ}C} \text{ for } i = 16 \text{ to } 112 \text{ decimal}, T = -40^{\circ}C \text{ to } +125^{\circ}C. Max() \text{ is the maximum value of the wiper voltage over the temperature} voltage and Min() is the minimum value of the wiper voltage over the temperature}$ range.


- 13. $MI = |RW_{127} RW_0|/127$. MI is a minimum increment. RW_{127} and RW_0 are the measured resistances for the DCP register set to 7F hex and 00 hex respectively.
- 14. Roffset = RW₀/MI, when measuring between RW and RL. Roffset = RW_{127}/MI , when measuring between RW and RH.
- 15. RDNL = (RW_i RW_{i-1})/MI -1, for i = 16 to 127.
- 16. $RINL = [RW_i (MI \cdot i) RW_0]/MI$, for i = 16 to 127.
- 17. $R_{MATCH} = (RW_{i,x} RW_{i,y})/MI$, for i = 1 to 127, x = 0 to 3 and y = 0 to 3.
- $TC_{R} = \frac{[Max(Ri) Min(Ri)]}{[Max(Ri) + Min(Ri)]/2} \times \frac{10^{6}}{+165^{\circ}C} \text{ for } i = 16 \text{ to } 112, \text{ T} = -40^{\circ}C \text{ to } +125^{\circ}C. \text{ Max() is the maximum value of the resistance and Min() is } in (1) \text{ to } in (1) \text$ 18.
- 19. t_{WC} is the time from the end of a Write sequence of SPI serial interface, to the end of the self-timed internal non-volatile write cycle.
- 20. R_{pu} is specified for the highest data rate transfer for the device. Higher value pullup can be used at lower data rates.
- 21. Limits should be considered typical and are not production tested.
- 22. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

Timing Diagrams


Input Timing




Output Timing




XDCP Timing (for All Load Instructions)





Typical Performance Curves








FIGURE 2. STANDBY ICC vs VCC








FIGURE 5. ZS_{ERROR} vs TEMPERATURE




FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR $10k\Omega$ (W)





FIGURE 6. FS_{ERROR} vs TEMPERATURE



Typical Performance Curves (Continued)







FIGURE 8. INL vs TAP POSITION IN RHEOSTAT MODE FOR 10 k Ω (W)



TEMPERATURE




FIGURE 10. TC FOR VOLTAGE DIVIDER MODE IN ppm






FIGURE 11. TC FOR RHEOSTAT MODE IN ppm



Typical Performance Curves (Continued)



Pin Description

Potentiometers Pins

RHI AND RLI (i = 0, 1, 2, 3)


The high (RHi) and low (RLi) terminals of the ISL22446 are equivalent to the fixed terminals of a mechanical potentiometer. RHi and RLi are referenced to the relative position of the wiper and not the voltage potential on the terminals. With WRi set to 127 decimal, the wiper will be closest to RHi, and with the WRi set to 0, the wiper is closest to RLi.


RWI (i = 0, 1, 2, 3)

RWi is the wiper terminal and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the WRi register.

SHDN

The SHDN pin forces the resistor to end-to-end open circuit condition on RHi and shorts RWi to RLi. When SHDN is returned to logic high, the previous latch settings put RWi at the same resistance setting prior to shutdown. This pin is logically ANDed with SHDN bit in ACR register. SPI interface is still available in shutdown mode and all registers are accessible. This pin must remain HIGH for normal operation.





Bus Interface Pins

SERIAL CLOCK (SCK)

This is the serial clock input of the SPI serial interface.

SERIAL DATA OUTPUT (SDO)

The SDO is an open drain serial data output pin. During a read cycle, the data bits are shifted out at the falling edge of the serial clock SCK, while the \overline{CS} input is low.

SDO requires an external pull-up resistor for proper operation.

SERIAL DATA INPUT (SDI)

The SDI is the serial data input pin for the SPI interface. It receives device address, operation code, wiper address and data from the SPI external host device. The data bits are shifted in at the rising edge of the serial clock SCK, while the \overline{CS} input is low.

CHIP SELECT (CS)

 $\overline{\text{CS}}$ LOW enables the ISL22446, placing it in the active power mode. A HIGH to LOW transition on $\overline{\text{CS}}$ is required prior to the start of any operation after power-up. When $\overline{\text{CS}}$ is HIGH, the ISL22446 is deselected and the SDO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state.

Principles of Operation

The ISL22446 is an integrated circuit incorporating four DCPs with its associated registers, non-volatile memory and the SPI serial interface providing direct communication between host and potentiometers and memory. The resistor array is comprised of individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper. The electronic switches on the device operate in a "make before break" mode when the wiper changes tap positions.

When the device is powered down, the last value stored in IVRi will be maintained in the non-volatile memory. When power is restored, the contents of the IVRi is recalled and loaded into the corresponding WRi to set the wiper to the initial value.

DCP Description

Each DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of each DCP are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL pins). The RW pin of each DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by volatile Wiper Register (WR). Each DCP has its own WR. When the WR of a DCP contains all zeroes (WR[6:0]= 00h), its wiper terminal (RW) is closest to its "Low" terminal (RL). When the WR register of a DCP contains all ones (WR[6:0]= 7Fh), its wiper terminal (RW) is closest to its "High" terminal (RH). As the value of the WR increases from all zeroes (0) to all ones (127 decimal), the wiper moves monotonically from the position closest to RL to the closest to RH. At the same time, the resistance between RW and RL increases monotonically. while the resistance between RH and RW decreases monotonically.

While the ISL22446 is being powered up, all four WRs are reset to 40h (64 decimal), which locates RW roughly at the center between RL and RH. After the power supply voltage becomes large enough for reliable non-volatile memory reading, all WRs will be reload with the value stored in corresponding non-volatile Initial Value Registers (IVRs).

The WRs can be read or written to directly using the SPI serial interface as described in the following sections. The SPI interface register address bits have to be set to 0000b, 0001b, 0010b or 0011b to access the WR of DCP0, DCP1, DCP2 or DCP3 respectively. The WRi and IVRi can be read or written to directly using the SPI serial interface as described in the following sections.

Memory Description

The ISL22446 contains seven non-volatile and five volatile 8-bit registers. The memory map of ISL22446 is shown in Table 1. The four non-volatile registers (IVRi) at address 0, 1, 2 and 3, contain initial wiper value and volatile registers (WRi) contain current wiper position. In addition, three non-volatile General Purpose registers from address 4 to address 6 are available.

| | 1. | MEMORY | ΜΑΡ |
|-------|----|--------|-----|
| IADEE | •• | | |

| ADDRESS | NON-VOLATILE | VOLATILE | | | |
|---------|--------------|----------|--|--|--|
| 8 | — | ACR | | | |
| 7 | Rese | erved | | | |

| TABLE 1. | MEMORY MAP | (Continued) |
|----------|------------|-------------|
| | | (oomanaoa) |

| ADDRESS | NON-VOLATILE | VOLATILE |
|---------|-----------------|---------------|
| 6 | General Purpose | Not Available |
| 5 | General Purpose | Not Available |
| 4 | General Purpose | Not Available |
| 3 | IVR3 | WR3 |
| 2 | IVR2 | WR2 |
| 1 | IVR1 | WR1 |
| 0 | IVR0 | WR0 |

The non-volatile IVRi and volatile WRi registers are accessible with the same address.

The Access Control Register (ACR) contains information and control bits described in Table 2.

The VOL bit (ACR[7]) determines whether the access is to wiper registers WR or initial value registers IVR.

TABLE 2. ACCESS CONTROL REGISTER (ACR)

| BIT # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|-----|------|-----|---|---|---|---|---|
| Bit Name | VOL | SHDN | WIP | 0 | 0 | 0 | 0 | 0 |

If VOL bit is 0, the non-volatile IVR register is accessible. If VOL bit is 1, only the volatile WR is accessible. Note, value is written to IVR register also is written to the WR. The default value of this bit is 0.

The SHDN bit (ACR[6]) disables or enables Shutdown mode. This bit is logically ANDed with SHDN pin. When this bit is 0, DCP is in Shutdown mode. Default value of SHDN bit is 1.

The WIP bit (ACR[5]) is read only bit. It indicates that nonvolatile write operation is in progress. The WIP bit can be read repeatedly after a non-volatile write to determine if the write has been completed. It is impossible to write to the IVRi, WRi or ACR while WIP bit is 1.

Shutdown Mode

The device can be put in Shutdown mode either by pulling the $\overline{\text{SHDN}}$ pin to GND or setting the SHDN bit in the ACR register to 0. The truth table for Shutdown mode is in Table 3.

| | TABLE 3 | <mark>.</mark> |
|----------|----------|------------------|
| SHDN pin | SHDN bit | Mode |
| High | 1 | Normal operation |
| Low | 1 | Shutdown |
| High | 0 | Shutdown |
| Low | 0 | Shutdown |

SPI Serial Interface

The ISL22446 supports an SPI serial protocol, mode 0. The device is accessed via the SDI input and SDO output with data clocked in on the rising edge of SCK, and clocked out on the falling edge of SCK. CS must be LOW during communication with the ISL22446. SCK and CS lines are controlled by the host or master. The ISL22446 operates only as a slave device.

All communication over the SPI interface is conducted by sending the MSB of each byte of data first.

Protocol Conventions

The first byte sent to the ISL22446 from the SPI host is the Identification Byte. A valid Identification Byte contains 0101 as the four MSBs, with the following four bits set to 0.

| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
|-------|---|---|---|---|---|---|-------|
| (MSB) | | | | | | | (LSB) |

The next byte sent to the ISL22446 contains the instruction and register pointer information. The four MSBs are the instruction and four LSBs are register address (see Table 5).

| TABLE 5. | IDENTIFICATION | BYTE | FORMAT |
|----------|-----------------------|------|--------|
| | | | |

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|
| 13 | 12 | 11 | 10 | R3 | R2 | R1 | R0 |

There are only two valid instruction sets:

1011(binary) - is a Read operation

1100(binary) - is a Write operation

Write Operation

A Write operation to the ISL22446 is a three-byte operation. It first requires the \overline{CS} transition from HIGH to LOW, then a valid Identification Byte, then a valid instruction byte followed by Data Byte is sent to SDI pin. The host terminates the write operation by pulling the \overline{CS} pin from LOW to HIGH. For a write to addresses 0000b to 0011b, the MSB at address 8 (ACR[7]) determines if the Data Byte is to be written to

volatile or both volatile and non-volatile registers. Refer to "Memory Description" on page 11 and Figure 16.

Device can receive more than one byte of data by auto incrementing the address after each received byte. Note after reaching the address 0110b, the internal pointer "rolls over" to address 0000b.


The internal non-volatile write cycle starts after rising edge of $\overline{\text{CS}}$ and takes up to 20ms. Thus, non-volatile registers must be written individually.

Read Operation

A read operation to the ISL22446 is a three-byte operation. It requires first, the \overline{CS} transition from HIGH to LOW, then a valid Identification Byte, then a valid instruction byte following by "dummy" Data Byte is sent to SDI pin. The SPI host reads the data from SDO pin on falling edge of SCK. The host terminates the read operation by pulling the \overline{CS} pin from LOW to HIGH (see Figure 17).

The ISL22446 will provide the Data Bytes to the SDO pin as long as SCK is provided by the host from the registers indicated by an internal pointer. This pointer initial value is determined by the register address in the Read operation instruction, and increments by one during transmission of each Data Byte. After reaching the memory location 0110b, the pointer "rolls over" to 0000b, and the device continues to output the data for each received SCK clock.

In order to read back the non-volatile IVR, it is recommended that the application reads the ACR first to verify the WIP bit is 0. If the WIP bit (ACR[5]) is not 0, the host should repeat its reading sequence again.



Applications Information

Communicating with ISL22446

Communication with ISL22446 proceeds using SPI interface through the ACR (address 1000b), IVRi (addresses 0000b, 0001b, 0010b and 0011b) and WRi (addresses 0000b, 0001b, 0010b and 0011b) registers.

The wiper of the potentiometer is controlled by the WRi register. Writes and reads can be made directly to these registers to control and monitor the wiper position without any non-volatile memory changes. This is done by setting MSB bit at address 1000b to 1.

The non-volatile IVRi stores the power up value of the wiper. IVRs are accessible when MSB bit at address 1000b is set to 0. Writing a new value to the IVRi register will set a new power up position for the wiper. Also, writing to this register will load the same value into the corresponding WRi as the IVRi. Reading from the IVRi will not change the WRi, if its contents are different.


Examples

A. Writing to the IVR

This sequence will write a new value (77h) to the IVR2 (non-volatile):


Set the ACR (Addr 1000b) for NV write (40h)

Send the ID byte, Instruction Byte, then the Data byte



Set the IVR0 (Addr 0000b) to 77h

Send the ID byte, Instruction Byte, then the Data byte




B. Reading from the WR

This sequence will read the value from the WR3 (volatile):

Write to ACR first to access the WRs

Send the ID byte, Instruction Byte, then the Data byte




Read the data from WR3 (Addr 0011b)

Send the ID byte, Instruction Byte, then Read the Data byte


| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | х | х | х | х | х | х | x | х |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | | | | | | | | | | | | | | | | | | | | | | |

(Out on SDO)

Thin Quad Flat No-Lead Plastic Package (TQFN) Thin Micro Lead FramePlastic Package











G

FOR EVEN TERMINAL/SIDE

L20.4x4A


20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220WGGD-1 ISSUE I)

| SYMBOL | MIN | NOMINAL | MAX | NOTES | | | |
|--------|------|----------|------|-------------|--|--|--|
| А | 0.70 | 0.75 | 0.80 | - | | | |
| A1 | - | 0.02 | 0.05 | - | | | |
| A2 | - | 0.55 | 0.80 | 9 | | | |
| A3 | | 0.20 REF | | 9 | | | |
| b | 0.18 | 0.25 | 0.30 | 5, 8 | | | |
| D | | 4.00 BSC | | - | | | |
| D1 | | 3.75 BSC | | 9 | | | |
| D2 | 1.95 | 2.10 | 2.25 | 7, 8 | | | |
| E | | 4.00 BSC | | - | | | |
| E1 | | 3.75 BSC | | 9 | | | |
| E2 | 1.95 | 2.10 | 2.25 | 7, 8 | | | |
| е | | 0.50 BSC | | - | | | |
| k | 0.20 | - | - | - | | | |
| L | 0.35 | 0.60 | 0.75 | 8 | | | |
| Ν | | 20 | | 2 | | | |
| Nd | | 5 | | 3 | | | |
| Ne | | 5 | | | | | |
| Р | - | - | 0.60 | 9 | | | |
| θ | - | - | 12 | 9 | | | |
| | | | F | Rev. 0 11/0 | | | |

NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on each D and E.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- 9. Features and dimensions A2, A3, D1, E1, P & θ are present when Anvil singulation method is used and not present for saw singulation.

Thin Shrink Small Outline Plastic Packages (TSSOP)



NOTES:

- 1. These package dimensions are within allowable dimensions of JEDEC MO-153-AC, Issue E.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

M20.173

20 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

| | INC | HES | MILLIM | IETERS | |
|--------|----------------|----------------|----------------|----------------|-------|
| SYMBOL | MIN | MIN MAX | | MAX | NOTES |
| А | - | 0.047 | - | 1.20 | - |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 | - |
| A2 | 0.031 | 0.051 | 0.80 | 1.05 | - |
| b | 0.0075 | 0.0118 | 0.19 | 0.30 | 9 |
| С | 0.0035 0.0079 | | 0.09 0.20 | | - |
| D | 0.252 | 0.260 | 6.40 | 6.60 | 3 |
| E1 | 0.169 | 0.177 | 4.30 | 4.50 | 4 |
| е | 0.026 | BSC | 0.65 | BSC | - |
| E | 0.246 | 0.256 | 6.25 | 6.50 | - |
| L | 0.0177 | 0.0295 | 0.45 | 0.75 | 6 |
| Ν | 2 | 0 | 2 | 0 | 7 |
| α | 0 ⁰ | 8 ⁰ | 0 ⁰ | 8 ⁰ | - |
| α | 0 ⁰ | 8 ⁰ | 0 ⁰ | - | - |

Rev. 1 6/98

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

