

# Low Cost Microprocessor System Temperature Monitor

# ADM1021

#### **FEATURES**


Improved Replacement for MAX1617 On-Chip and Remote Temperature Sensing No Calibration Necessary 1°C Accuracy for On-Chip Sensor 3°C Accuracy for Remote Sensor Programmable Over/Under Temperature Limits Programmable Conversion Rate 2-Wire SMBus Serial Interface Supports System Management Bus (SMBus™) Alert 70 μA Max Operating Current 3 μA Standby Current 3 V to 5.5 V Supply Small 16-Lead QSOP Package

APPLICATIONS Desktop Computers Notebook Computers Smart Batteries Industrial Controllers Telecomms Equipment Instrumentation

#### **PRODUCT DESCRIPTION**

The ADM1021 is a two-channel digital thermometer and under/ over temperature alarm, intended for use in personal computers and other systems requiring thermal monitoring and management. The device can measure the temperature of a microprocessor using a diode-connected PNP transistor, which may be provided on-chip in the case of the Pentium<sup>®</sup> II or similar processors, or can be a low cost discrete NPN/PNP device such as the 2N3904/2N3906. A novel measurement technique cancels out the absolute value of the transistor's base emitter voltage, so that no calibration is required. The second measurement channel measures the output of an on-chip temperature sensor, to monitor the temperature of the device and its environment.

The ADM1021 communicates over a two-wire serial interface compatible with SMBus standards. Under and over temperature limits can be programmed into the devices over the serial bus, and an ALERT output signals when the on-chip or remote temperature is out of range. This output can be used as an interrupt, or as an SMBus alert.



#### FUNCTIONAL BLOCK DIAGRAM

SMBus is a trademark and Pentium is a registered trademark of Intel Corporation.

#### REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1998

# $\label{eq:additional} ADM1021 - SPECIFICATIONS \quad (T_A = T_{MIN} \mbox{ to } T_{MAX}, \mbox{ $V_{DD} = 3.0 $V$ to $3.6 $V$, unless otherwise noted})$

Parameter	Min	Тур	Max	Units	<b>Test Conditions/Comments</b>
POWER SUPPLY AND ADC					
Temperature Resolution	1			°C	Guaranteed No Missed Codes
Temperature Error, Local Sensor		$\pm 1$		°C	
•	-3		+3	°C	
Temperature Error, Remote Sensor	-3		+3	°C	$T_{\rm A}$ = +60°C to +100°C
•	-5		+5	°C	
Supply Voltage Range	3		3.6	V	Note 1
Undervoltage Lockout Threshold	2.5	2.7	2.95	V	V <sub>DD</sub> Input, Disables ADC, Rising Edge
Undervoltage Lockout Hysteresis		25		mV	
Power-On Reset Threshold	0.9	1.7	2.2	V	$V_{DD}$ , Falling Edge <sup>2</sup>
POR Threshold Hysteresis		50		mV	
Standby Supply Current		3	10	μA	$V_{DD}$ = 3.3 V, No SMBus Activity
		4		μA	SCLK at 10 kHz
Average Operating Supply Current		70	90	μA	0.25 Conversions/Sec Rate
Auto-Convert Mode, Averaged Over 4 Seconds		160	200	μA	2 Conversions/Sec Rate
Conversion Time	65	115	170	ms	From Stop Bit to Conversion
Remote Sensor Source Current					Complete (Both Channels) D+ Forced to D- + 0.65 V
	60	90	130	μA	High Level
	3.5	5.5	8	μA	Low Level
D-Source Voltage		0.7		v	
Address Pin Bias Current (ADD0, ADD1)		50		μA	Momentary at Power-On Reset
SMBUS INTERFACE					
Logic Input High Voltage, V <sub>IH</sub> STBY, SCLK, SDATA	2.2			V	$V_{DD} = 3 V \text{ to } 5.5 V$
Logic Input Low Voltage, V <sub>IL</sub> STBY, SCLK, SDATA			0.8	V	$V_{DD} = 3 V \text{ to } 5.5 V$
SMBus Output Low Sink Current	6			mA	SDATA Forced to 0.6 V
ALERT Output Low Sink Current	1			mA	ALERT Forced to 0.4 V
Logic Input Current, I <sub>IH</sub> , I <sub>IL</sub>	-1		+1	μA	
SMBus Input Capacitance, SCLK, SDATA		5		pF	
SMBus Clock Frequency	0		100	kHz	
SMBus Clock Low Time, t <sub>LOW</sub>	4.7			μs	t <sub>LOW</sub> Between 10% Points
SMBus Clock High Time, t <sub>HIGH</sub>	4			μs	t <sub>HIGH</sub> Between 90% Points
SMBus Start Condition Setup Time, t <sub>SU:STA</sub>	4.7			μs	
SMBus Repeat Start Condition Setup Time, t <sub>SU:STA</sub>	250			ns	Between 90% and 90% Points
SMBus Start Condition Hold Time, t <sub>HD:STA</sub>	4			μs	Time from 10% of SDATA to 90% of SCLK
SMBus Stop Condition Setup Time, t <sub>SU:STO</sub>	4			μs	Time from 90% of SCLK to 10% of SDATA
SMBus Data Valid to SCLK	250			ns	Time from 10% or 90% of
Rising Edge Time, t <sub>SU:DAT</sub>					SDATA to 10% of SCLK
SMBus Data Hold Time, t <sub>HD:DAT</sub>	0			μs	
SMBus Bus Free Time, t <sub>BUF</sub>	4.7			μs	Between Start/Stop Condition
SCLK Falling Edge to SDATA			1	μs	Master Clocking in Data
Valid Time, t <sub>VD,DAT</sub>				F	

NOTES

<sup>1</sup>Operation at  $V_{DD}$  = +5 V guaranteed by design, not production tested. <sup>2</sup>Guaranteed by design, not production tested.

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS\*

Positive Supply Voltage ( $V_{DD}$ ) to GND0.3 V to +6 V
D+, ADD0, ADD1 $\dots -0.3$ V to V <sub>DD</sub> + 0.3 V
D- to GND
SCLK, SDATA, ALERT, STBY0.3 V to +6 V
Input Current, SDATA –1 mA to +50 mA
Input Current, D±1 mA
ESD Rating, all pins (Human Body Model) 2000 V
Continuous Power Dissipation
Up to +70°C 650 mW
Up to +70°C
Derating above +70°C 6.7 mW/°C
Derating above +70°C 6.7 mW/°C Operating Temperature Range55°C to +125°C
Derating above $+70^{\circ}$ C
Derating above $+70^{\circ}$ C
Derating above $+70^{\circ}$ C

\*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL CHARACTERISTICS

16-Lead QSOP Package:  $\theta_{JA} = 150^{\circ}C/Watt$ .

#### **ORDERING GUIDE**

Model	Temperature Range		Package Option
ADM1021ARQ	0°C to +85°C	16-Lead QSOP	RQ-16




Figure 1. Diagram for Serial Bus Timing


#### PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Description
1, 16	TEST	Test pin for factory use only. See note.
2	V <sub>DD</sub>	Positive supply, $+3$ V to $+5.5$ V.
3	D+	Positive connection to remote tem- perature sensor.
4	D-	Negative connection to remote tem- perature sensor.
5, 9, 13	NC	No Connect.
6	ADD1	Three-state logic input, higher bit of device address.
7,8	GND	Supply 0 V connection.
10	ADD0	Three-state logic input, lower bit of device address.
11	ALERT	Open-drain logic output used as interrupt or SMBus alert.
12	SDATA	Logic input/output, SMBus serial data. Open-drain output.
14 15	SCLK STBY	Logic input, SMBus serial clock. Logic input selecting normal opera- tion (high) or standby mode (low).

NOTE

Pins 1 and 16 are reserved for test purposes. Ideally these pins should be left unconnected. If routing through these pins is required, then both should be at the same potential (i.e., connected together).

#### PIN CONFIGURATION



# **ADM1021–Typical Performance Characteristics**




Figure 2. Temperature Error vs. PC Board Track Resistance




Figure 3. Temperature Error vs. Power Supply Noise Frequency





Figure 4. Temperature Error vs. Common-Mode Noise Frequency



*Figure 5. Pentium II Temperature Measurement vs. ADM1021 Reading* 




Figure 6. Temperature Error vs. Capacitance Between D+ and D-




Figure 7. Standby Supply Current vs. Clock Frequency





Figure 8. Temperature Error vs. Differential-Mode Noise Frequency






Figure 12. Input Signal Conditioning

Figure 12 shows the input signal conditioning used to measure the output of an external temperature sensor. This figure shows the external sensor as a substrate transistor, provided for temperature monitoring on some microprocessors, but it could equally well be a discrete transistor. If a discrete transistor is used, the collector will not be grounded and should be linked to the base. To prevent ground noise interfering with the measurement, the more negative terminal of the sensor is not referenced to ground, but is biased above ground by an internal diode at the D– input. If the sensor is operating in a noisy environment, C1 may optionally be added as a noise filter. Its value is typically 2200 pF, but should be no more than 3000 pF. See the section on layout considerations for more information on C1.

To measure  $\Delta V_{be}$ , the sensor is switched between operating currents of I and N × I. The resulting waveform is passed through a 65 kHz low-pass filter to remove noise, thence to a chopper-stabilized amplifier that performs the functions of amplification and rectification of the waveform to produce a dc voltage proportional to  $\Delta V_{be}$ . This voltage is measured by the ADC to give a temperature output in 8-bit twos complement format. To further reduce the effects of noise, digital filtering is performed by averaging the results of 16 measurement cycles.

Signal conditioning and measurement of the internal temperature sensor is performed in a similar manner.

#### **TEMPERATURE DATA FORMAT**

One LSB of the ADC corresponds to 1°C, so the ADC can theoretically measure from -128°C to +127°C, although the practical lowest value is limited to -65°C due to device maximum ratings. The temperature data format is shown in Table I.

The results of the local and remote temperature measurements are stored in the local and remote temperature value registers, and are compared with limits programmed into the local and remote high and low limit registers.

Temperature	Digital Output
–128°C	1 000 0000
−125°C	1 000 0011
-100°C	1 001 1100
–75°C	1 011 0101
-50°C	1 100 1110
–25°C	1 110 0111
−1°C	1 111 1111
0°C	0 000 0000
+1°C	0 000 0001
+10°C	0 000 1010
+25°C	0 001 1001
+50°C	0 011 0010
+75°C	0 100 1011
+100°C	0 110 0100
+125°C	0 111 1101
+127°C	0 111 1111

#### Table I. Temperature Data Format

#### REGISTERS

The ADM1021 contains nine registers that are used to store the results of remote and local temperature measurements, high and low temperature limits, and to configure and control the device. A description of these registers follows, and further details are given in Tables II to IV. It should be noted that the ADM1021's registers are dual port, and have different addresses for read and write operations. Attempting to write to a read address, or to read from a write address, will produce an invalid result. Register addresses above 0Fh are reserved for future use or used for factory test purposes and should not be written to.

#### **Address Pointer Register**

The Address Pointer Register itself does not have, nor does it require, an address, as it is the register to which the first data byte of every Write operation is written automatically. This data byte is an address pointer that sets up one of the other registers for the second byte of the Write operation, or for a subsequent read operation. The power-on default value of the Address Pointer Register is 00h, so if a read operation is performed immediately after power on, without first writing to the Address Pointer, the value of the local temperature will be returned, since its register address is 00h.

#### Value Registers

The ADM1021 has two registers to store the results of Local and Remote temperature measurements. These registers are written to by the ADC and can only be read over the SMBus.

#### **Status Register**

Bit 7 of the Status Register indicates that the ADC is busy converting when it is high. Bits 5 to 3 are flags that indicate the results of the limit comparisons.

If the local and/or remote temperature measurement is above the corresponding high temperature limit or below the corresponding low temperature limit, then one or more of these flags will be set. Bit 2 is a flag that is set if the remote temperature sensor is open-circuit. These five flags are NOR'd together, so that if any of them is high, the  $\overline{\text{ALERT}}$  interrupt latch will be set and the  $\overline{\text{ALERT}}$  output will go low. Reading the Status Register will clear the five flag bits, provided the error conditions that caused the flags to be set have gone away. While a limit comparator is tripped due to a value register containing an out-oflimit measurement, or the sensor is open-circuit, the corresponding flag bit cannot be reset. A flag bit can only be reset if the corresponding value register contains an in-limit measurement, or the sensor is good. The ALERT interrupt latch is not reset by reading the Status Register, but will be reset when the ALERT output has been serviced by the master reading the device address, provided the error condition has gone away and the Status Register flag bits have been reset.

	Table II.	Status	Register	Bit	Assignments
--	-----------	--------	----------	-----	-------------

Bit	Name	Function
7	BUSY	1 When ADC Converting.
6	LHIGH*	1 When Local High Temp Limit Tripped.
5	LLOW*	1 When Local Low Temp Limit Tripped.
4	RHIGH*	1 When Remote High Temp Limit Tripped.
3	RLOW*	1 When Remote Low Temp Limit Tripped.
2	OPEN*	1 When Remote Sensor Open-Circuit.
1-0		Reserved.

\*These flags stay high until the status register is read or they are reset by POR.

#### **Configuration Register**

Two bits of the configuration register are used. If Bit 6 is 0, which is the power-on default, the device is in operating mode with the ADC converting. If Bit 6 is set to 1, the device is in standby mode and the ADC does not convert. Standby mode can also be selected by taking the  $\overline{\text{STBY}}$  pin low.

Bit 7 of the configuration register is used to mask the  $\overline{\text{ALERT}}$  output. If Bit 7 is 0, which is the power-on default, the  $\overline{\text{ALERT}}$  output is enabled. If Bit 7 is set to 1, the  $\overline{\text{ALERT}}$  output is disabled.

READ Address (Hex)	WRITE Address (Hex)	Name	Power-On Default
Not Applicable	Not Applicable	Address Pointer	Undefined
00	Not Applicable	Local Temp. Value	0000 0000 (00h)
01	Not Applicable	Remote Temp. Value	0000 0000 (00h)
02	Not Applicable	Status	Undefined
03	09	Configuration	0000 0000 (00h)
04	0A	Conversion Rate	0000 0010 (02h)
05	0B	Local Temp. High Limit	0111 1111 (7Fh) (+127°C)
06	0C	Local Temp. Low Limit	1100 1001 (C9h) (-55°C)
07	0D	Remote Temp. High Limit	0111 1111 (7Fh) (+127°C)
08	0E	Remote Temp. Low Limit	1100 1001 (C9h) (-55°C)
Not Applicable	$0F^1$	One-Shot	
10	Not Applicable	Reserved	Undefined <sup>2</sup>
11	13	Reserved	Undefined <sup>2</sup>
12	14	Reserved	Undefined <sup>2</sup>
15	16	Reserved	$1000\ 0000^2$
17	18	Reserved	Undefined <sup>2</sup>
19	Not Applicable	Reserved	$0000\ 0000^2$
20	21	Reserved	Undefined
FE	Not Applicable	Manufacturer Device ID	0100 0001 (41h)
FF	Not Applicable	Die Revision Code	Undefined

### Table III. List of ADM1021 Registers

NOTES

<sup>1</sup>Writing to address 0F causes the ADM1021 to perform a single measurement. It is not a data register as such and it does not matter what data is written to it.

<sup>2</sup>These registers are reserved for future versions of the device.

Table IV. Configuration Register Bit Assignments

Bit	Name	Function	Power-On Default
7	MASK1	$0 = \overline{\text{ALERT}}$ Enabled	0
		$1 = \overline{\text{ALERT}}$ Masked	
6	<b>RUN</b> /STOP	0 = Run	0
		1 = Standby	
5-0		Reserved	0

#### **Conversion Rate Register**

The lowest three bits of this register are used to program the conversion rate by dividing the ADC clock by 1, 2, 4, 8, 16, 32, 64 or 128, to give conversion times from 125 ms (Code 07h) to 16 seconds (Code 00h). This register can be written to and read back over the SMBus. The higher five bits of this register are unused and must be set to zero. Use of slower conversion times greatly reduces the device power consumption, as shown in Table V.

Table V. Conversion Rate Register Codes

Data	Conversion/sec	Average Supply Current $\mu$ A Typ at V <sub>CC</sub> = 3.3 V
00h	0.0625	42
01h	0.125	42
02h	0.25	42
03h	0.5	48
04h	1	60
05h	2	82
06h	4	118
07h	8	170
08h to FFh	Reserved	

# Limit Registers

The ADM1021 has four limit registers to store local and remote, high and low temperature limits. These registers can be written to and read back, over the SMBus. The high limit registers perform a > comparison while the low limit registers perform a < comparison. For example, if the high limit register is programmed as a limit of  $80^{\circ}$ C, measuring  $81^{\circ}$ C will result in an alarm condition.

# **One-Shot Register**

The one-shot register is used to initiate a single conversion and comparison cycle when the ADM1021 is in standby mode, after which the device returns to standby. This is not a data register as such and it is the write operation that causes the one-shot conversion. The data written to this address is irrelevant and is not stored.

# SERIAL BUS INTERFACE

Control of the ADM1021 is carried out via the serial bus. The ADM1021 is connected to this bus as a slave device, under the control of a master device, e.g., the PIIX4.

# ADDRESS PINS

In general, every SMBus device has a 7-bit device address (except for some devices that have extended, 10-bit addresses). When the master device sends a device address over the bus, the slave device with that address will respond. The ADM1021 has two address pins, ADD0 and ADD1, to allow selection of the device address, so that several ADM1021s can be used on the same bus, and/or to avoid conflict with other devices. Although only two address pins are provided, these are three-state, and can be grounded, left unconnected, or tied to  $V_{DD}$ , so that a total of nine different addresses are possible, as shown in Table VI.

It should be noted that the state of the address pins is only sampled at power-up, so changing them after power-up will have no effect.

Table VI. Device Addresses

ADD0	ADD1	Device Address
)	0	0011 000
)	NC	0011 001
)	1	0011 010
NC	0	0101 001
NC	NC	0101 010
JC	1	0101 011
	0	1001 100
	NC	1001 101
	1	1001 110

Note: ADD0, ADD1 sampled at power-up only.

The serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a START condition, defined as a high-to-low transition on the serial data line SDATA, while the serial clock line SCLK remains high. This indicates that an address/data stream will follow. All slave peripherals connected to the serial bus respond to the START condition and shift in the next eight bits, consisting of a 7-bit address (MSB first) plus an  $R/\overline{W}$  bit, which determines the direction of the data transfer, i.e., whether data will be written to or read from the slave device.

The peripheral whose address corresponds to the transmitted address responds by pulling the data line low during the low period before the ninth clock pulse, known as the Acknowl-edge Bit. All other devices on the bus now remain idle while the selected device waits for data to be read from or written to it. If the  $R/\overline{W}$  bit is a 0, then the master will write to the slave device. If the  $R/\overline{W}$  bit is a 1, the master will read from the slave device.

- 2. Data is sent over the serial bus in sequences of nine clock pulses, eight bits of data followed by an Acknowledge Bit from the slave device. Transitions on the data line must occur during the low period of the clock signal and remain stable during the high period, as a low-to-high transition when the clock is high may be interpreted as a STOP signal. The number of data bytes that can be transmitted over the serial bus in a single READ or WRITE operation is limited only by what the master and slave devices can handle.
- 3. When all data bytes have been read or written, stop conditions are established. In WRITE mode, the master will pull the data line high during the 10th clock pulse to assert a STOP condition. In READ mode, the master device will override the acknowledge bit by pulling the data line high during the low period before the ninth clock pulse. This is known as No Acknowledge. The master will then take the data line low during the low period before the 10th clock pulse, then high during the 10th clock pulse to assert a STOP condition.

Any number of bytes of data may be transferred over the serial bus in one operation, but it is not possible to mix read and write in one operation, because the type of operation is determined at the beginning and cannot subsequently be changed without starting a new operation.

In the case of the ADM1021, write operations contain either one or two bytes, while read operations contain one byte and perform the following functions:

To write data to one of the device data registers or read data from it, the Address Pointer Register must be set so that the correct data register is addressed, then data can be written into that register or read from it. The first byte of a write operation always contains a valid address that is stored in the Address Pointer Register. If data is to be written to the device, the write operation contains a second data byte that is written to the register selected by the address pointer register.

This is illustrated in Figure 13. The device address is sent over the bus followed by  $R/\overline{W}$  set to 0. This is followed by two data bytes. The first data byte is the address of the internal data register to be written to, which is stored in the Address Pointer Register. The second data byte is the data to be written to the internal data register. When reading data from a register there are two possibilities:

 If the ADM1021's Address Pointer Register value is unknown or not the desired value, it is first necessary to set it to the correct value before data can be read from the desired data register. This is done by performing a write to the ADM1021 as before, but only the data byte containing the register read address is sent, as data is not to be written to the register. This is shown in Figure 14.

A read operation is then performed consisting of the serial bus address,  $R/\overline{W}$  bit set to 1, followed by the data byte read from the data register. This is shown in Figure 15.

2. If the Address Pointer Register is known to be already at the desired address, data can be read from the corresponding data register without first writing to the Address Pointer Register, so Figure 14 can be omitted.

#### NOTES

- 1. Although it is possible to read a data byte from a data register without first writing to the Address Pointer Register, if the Address Pointer Register is already at the correct value, it is not possible to write data to a register without writing to the Address Pointer Register, because the first data byte of a write is always written to the Address Pointer Register.
- 2. Don't forget that the ADM1021 registers have different addresses for read and write operations. The write address of a register must be written to the Address Pointer if data is to be written to that register, but it is not possible to read data from that address. The read address of a register must be written to the Address Pointer before data can be read from that register.




Figure 13. Writing a Register Address to the Address Pointer Register, then Writing Data to the Selected Register




Figure 14. Writing to the Address Pointer Register Only




Figure 15. Reading Data from a Previously Selected Register

# ALERT OUTPUT

The  $\overline{\text{ALERT}}$  output goes low whenever an out-of limit measurement is detected, or if the remote temperature sensor is opencircuit. It is an open-drain and requires a 10 k $\Omega$  pull-up to V<sub>DD</sub>. Several  $\overline{\text{ALERT}}$  outputs can be wire-ANDED together, so that the common line will go low if one or more of the  $\overline{\text{ALERT}}$  outputs goes low.

The  $\overline{\text{ALERT}}$  output can be used as an interrupt signal to a processor, or it may be used as an  $\overline{\text{SMBALERT}}$ . Slave devices on the SMBus can normally not signal to the master that they want to talk, but the  $\overline{\text{SMBALERT}}$  function allows them to do so.

One or more ALERT outputs are connected to a common SMBALERT line connected to the master. When the SMBALERT line is pulled low by one of the devices, the following procedure occurs as illustrated in Figure 16.




Figure 16. Use of SMBALERT

- 1. **SMBALERT** pulled low.
- 2. Master initiates a read operation and sends the Alert Response Address (ARA = 0001 100). This is a general call address that must not be used as a specific device address.
- 3. The device whose ALERT output is low responds to the Alert Response Address and the master reads its device address. The address of the device is now known and it can be interrogated in the usual way.
- 4. If more than one device's ALERT output is low, the one with the lowest device address, will have priority, in accordance with normal SMBus arbitration.
- 5. Once the ADM1021 has responded to the Alert Response Address, it will reset its <u>ALERT</u> output, provided that the error condition that caused the <u>ALERT</u> no longer exists. If the <u>SMBALERT</u> line remains low, the master will send ARA again, and so on until all devices whose <u>ALERT</u> outputs were low have responded.

# LOW POWER STANDBY MODES

The ADM1021 can be put into a low power standby mode using hardware or software, that is by taking the STBY input low, or by setting Bit 6 of the Configuration Register. When STBY is high, or Bit 6 is low, the ADM1021 operates normally. When STBY is pulled low or Bit 6 is high, the ADC is inhibited, any conversion in progress is terminated without writing the result to the corresponding value register.

The SMBus is still enabled. Power consumption in the standby mode is reduced to less than  $10 \,\mu\text{A}$  if there is no SMBus activity, or  $100 \,\mu\text{A}$  if there are clock and data signals on the bus.

These two modes are similar but not identical. When  $\overline{\text{STBY}}$  is low, conversions are completely inhibited. When Bit 6 is set but  $\overline{\text{STBY}}$  is high, a one-shot conversion of both channels can be initiated by writing XXh to the One-Shot Register (address 0Fh).

### SENSOR FAULT DETECTION

The ADM1021 has a fault detector at the D+ input that detects if the external sensor diode is open-circuit. This is a simple voltage comparator that trips if the voltage at D+ exceeds  $V_{CC}$  – 1 V (typical). The output of this comparator is checked when a conversion is initiated, and sets Bit 2 of the Status Register if a fault is detected.

If the remote sensor voltage falls below the normal measuring range, for example due to the diode being short-circuited, the ADC will output  $-128^{\circ}$ C (1000 0000). Since the normal operating temperature range of the device only extends down to  $-55^{\circ}$ C, this output code should never be seen in normal operation, so it can be interpreted as a fault condition. Since it will be outside the power-on default low temperature limit ( $-55^{\circ}$ C) and any low limit that would normally be programmed, a short-circuit sensor will cause an SMBus alert.

In this respect, the ADM1021 differs from and improves upon competitive devices that output zero if the external sensor goes short-circuit. These devices can misinterpret a genuine  $0^{\circ}$ C measurement as a fault condition.

If the external diode channel is not being used and it is shorted out, then the resulting  $\overline{\text{ALERT}}$  may be cleared by writing 80h (-128°C) to the low limit register.

### APPLICATIONS INFORMATION FACTORS AFFECTING ACCURACY Remote Sensing Diode

The ADM1021 is designed to work with substrate transistors built into processors, or with discrete transistors. Substrate transistors will generally be PNP types with the collector connected to the substrate. Discrete types can be either PNP or NPN, connected as a diode (base shorted to collector). If an NPN transistor is used then the collector and base are connected to D+ and the emitter to D–. If a PNP transistor is used then the collector and base are connected to D– and the emitter to D+.

The user has no choice in the case of substrate transistors, but if a discrete transistor is used the best accuracy will be obtained by choosing devices according to the following criteria:

- 1. Base-emitter voltage greater than 0.25 V at 6  $\mu A,$  at the highest operating temperature.
- 2. Base-emitter voltage less than 0.95 V at 100  $\mu$ A, at the lowest operating temperature.
- 3. Base resistance less than  $100 \Omega$ .
- 4. Small variation in  $h_{fe}$  (say 50 to 150) which indicates tight control of  $V_{be}$  characteristics.

Transistors such as 2N3904, 2N3906 or equivalents in SOT-23 package are suitable devices to use.

### Thermal Inertia and Self-Heating

Accuracy depends on the temperature of the remote-sensing diode and/or the internal temperature sensor being at the same temperature as that being measured, and a number of factors can affect this. Ideally, the sensor should be in good thermal contact with the part of the system being measured, for example the processor. If it is not, the thermal inertia caused by the mass of the sensor will cause a lag in the response of the sensor to a temperature change. In the case of the remote sensor this should not be a problem, as it will be either a substrate transistor in the processor or a small package device such as SOT-23 placed in close proximity to it.

The on-chip sensor, however, will often be remote from the processor and will only be monitoring the general ambient temperature around the package. The thermal time constant of the QSOP-16 package is about 10 seconds.

In practice, the package will have electrical, and hence thermal, connection to the printed circuit board, so the temperature rise due to self-heating will be negligible.

# LAYOUT CONSIDERATIONS

Digital boards can be electrically noisy environments, and the ADM1021 is measuring very small voltages from the remote sensor, so care must be taken to minimize noise induced at the sensor inputs. The following precautions should be taken:

1. Place the ADM1021 as close as possible to the remote sensing diode. Provided that the worst noise sources such as clock generators, data/address buses and CRTs are avoided, this distance can be four to eight inches.

- 2. Route the D+ and D- tracks close together, in parallel, with grounded guard tracks on each side. Provide a ground plane under the tracks if possible.
- 3. Use wide tracks to minimize inductance and reduce noise pickup. 10 mil track minimum width and spacing is recommended.



Figure 17. Arrangement of Signal Tracks

4. Try to minimize the number of copper/solder joints, which can cause thermocouple effects. Where copper/solder joints are used, make sure that they are in both the D+ and D- path and at the same temperature.

Thermocouple effects should not be a major problem as 1°C corresponds to about 240  $\mu$ V, and thermocouple voltages are about 3  $\mu$ V/°C of temperature difference. Unless there are two thermocouples with a big temperature differential between them, thermocouple voltages should be much less than 240  $\mu$ V.

- 5. Place a 0.1  $\mu$ F bypass capacitor close to the V<sub>DD</sub> pin and 2200 pF input filter capacitors across D+, D– close to the ADM1021.
- 6. If the distance to the remote sensor is more than eight inches, the use of twisted pair cable is recommended. This will work up to about 6 to 12 feet.
- For really long distances (up to 100 feet), use shielded twisted pair such as Belden #8451 microphone cable. Connect the twisted pair to D+ and D- and the shield to GND close to the ADM1021. Leave the remote end of the shield unconnected to avoid ground loops.

Because the measurement technique uses switched current sources, excessive cable and/or filter capacitance can affect the measurement. When using long cables, the filter capacitor may be reduced or removed.

Cable resistance can also introduce errors. 1  $\Omega$  series resistance introduces about 0.5°C error.

### APPLICATION CIRCUITS

Figure 18 shows a typical application circuit for the ADM1021, using a discrete sensor transistor connected via a shielded, twisted pair cable. The pull-ups on SCLK, SDATA and ALERT are required only if they are not already provided elsewhere in the system.

The SCLK, and SDATA pins of the ADM1021 can be interfaced directly to the SMBus of an I/O controller such as the Intel PCI ISA IDE Xcelerator (PIIX4) chip type 82371AB. Figure 19 shows how the ADM1021 might be integrated into a system using this type of I/O controller.




Figure 18. Typical ADM1021 Application Circuit





Figure 19. Typical System Using ADM1021



Dimensions shown in inches and (mm).

16-Lead Shrink Small Outline Package (RQ-16)

