

PIC10F200/202/204/206 Data Sheet

6-Pin, 8-Bit Flash Microcontrollers

© 2004 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Міскоснір PIC10F200/202/204/206

6-Pin, 8-Bit Flash Microcontrollers

Devices Included In This Data Sheet:

- PIC10F200
- PIC10F202
- PIC10F204
- PIC10F206

High-Performance RISC CPU:

- Only 33 single-word instructions to learn
- All single-cycle instructions except for program branches, which are two-cycle
- 12-bit wide instructions
- 2-level deep hardware stack
- Direct, Indirect and Relative Addressing modes for data and instructions
- 8-bit wide data path
- 8 Special Function Hardware registers
- Operating speed:
- 4 MHz internal clock
- 1 µs instruction cycle

Special Microcontroller Features:

- 4 MHz precision internal oscillator:
- Factory calibrated to ±1%
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Debugging (ICD) support
- Power-on Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT) with dedicated on-chip RC oscillator for reliable operation
- Programmable code protection
- Multiplexed MCLR input pin
- Internal weak pull-ups on I/O pins
- Power-saving Sleep mode
- Wake-up from Sleep on pin change

Low-Power Features/CMOS Technology:

- Operating Current:
 - < 350 μA @ 2V, 4 MHz
- Standby Current:
 - 100 nA @ 2V, typical
- Low-power, high-speed Flash technology:
 - 100,000 Flash endurance
 - > 40 year retention
- · Fully static design
- Wide operating voltage range: 2.0V to 5.5V
- Wide temperature range:
 - Industrial: -40°C to +85°C
 - Extended: -40°C to +125°C

Peripheral Features (PIC10F200/202):

- 4 I/O pins:
 - 3 I/O pins with individual direction control
 - 1 input only pin
 - High current sink/source for direct LED drive
 - Wake-on-change
 - Weak pull-ups
- 8-bit real-time clock/counter (TMR0) with 8-bit programmable prescaler

Peripheral Features (PIC10F204/206):

- 4 I/O pins:
 - 3 I/O pins with individual direction control
 - 1 input only pin
 - High current sink/source for direct LED drive
 - Wake-on-change
 - Weak pull-ups
- 8-bit real-time clock/counter (TMR0) with 8-bit programmable prescaler
- 1 Comparator
 - Internal absolute voltage reference
 - Both comparator inputs visible externally
 - Comparator output visible externally

PIC10F200/202/204/206

Pin Diagrams




TABLE 1-1:PIC10F2XX MEMORY AND FEATURES

| Davias | Program Memory | Data Memory | 1/0 | Timers | Comparator | |
|-----------|----------------|--------------|-------|--------|------------|--|
| Device | Flash (words) | SRAM (bytes) | - I/O | 8-bit | | |
| PIC10F200 | 256 | 16 | 4 | 1 | 0 | |
| PIC10F202 | 512 | 24 | 4 | 1 | 0 | |
| PIC10F204 | 256 | 16 | 4 | 1 | 1 | |
| PIC10F206 | 512 | 24 | 4 | 1 | 1 | |

Table of Contents

| 1.0 | General Description | 5 |
|-------|--|------|
| 2.0 | PIC10F200/202/204/206 Device Varieties | 7 |
| 3.0 | Architectural Overview | 9 |
| 4.0 | Memory Organization | . 15 |
| 5.0 | I/O Port | . 25 |
| 6.0 | Timer0 Module and TMR0 Register (PIC10F200/202) | . 29 |
| 7.0 | Timer0 Module and TMR0 Register (PIC10F204/206) | . 33 |
| 8.0 | Comparator Module | . 37 |
| 9.0 | Special Features of the CPU | . 41 |
| 10.0 | Instruction Set Summary | . 51 |
| 11.0 | Development Support. | . 59 |
| 12.0 | Instruction Set Summary Development Support Electrical Characteristics | . 65 |
| 13.0 | DC and AC Characteristics Graphs and Charts | . 75 |
| 14.0 | Packaging Information | . 77 |
| Index | | . 81 |
| On-L | ne Support | . 83 |

NOTES:

1.0 GENERAL DESCRIPTION

The PIC10F200/202/204/206 devices from Microchip Technology are low-cost, high-performance, 8-bit, fullystatic, Flash-based CMOS microcontrollers. They employ a RISC architecture with only 33 single-word/ single-cycle instructions. All instructions are single cycle (1 μ s) except for program branches, which take two cycles. The PIC10F200/202/204/206 devices deliver performance in an order of magnitude higher than their competitors in the same price category. The 12-bit wide instructions are highly symmetrical, resulting in a typical 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC10F200/202/204/206 products are equipped with special features that reduce system cost and power requirements. The Power-on Reset (POR) and Device Reset Timer (DRT) eliminate the need for external Reset circuitry. INTRC Internal Oscillator mode is provided, thereby preserving the limited number of I/O available. Power-saving Sleep mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The PIC10F200/202/204/206 devices are available in cost-effective Flash, which is suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in Flash programmable microcontrollers, while benefiting from the Flash programmable flexibility.

The PIC10F200/202/204/206 products are supported by a full-featured macro assembler, a software simulator, an in-circuit debugger, a 'C' compiler, a low-cost development programmer and a full featured programmer. All the tools are supported on IBM[®] PC and compatible machines.

1.1 Applications

The PIC10F200/202/204/206 devices fit in applications ranging from personal care appliances and security systems to low-power remote transmitters/receivers. The Flash technology makes customizing application programs (transmitter codes, appliance settings, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make these microcontrollers well suited for applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC10F200/202/204/206 devices very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, logic and PLDs in larger systems and coprocessor applications).

| | | PIC10F200 | PIC10F202 | PIC10F204 | PIC10F206 |
|-------------|--------------------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| Clock | Maximum Frequency of Operation (MHz) | 4 | 4 | 4 | 4 |
| Memory | Flash Program Memory | 256 | 512 | 256 | 512 |
| | Data Memory (bytes) | 16 | 24 | 16 | 24 |
| Peripherals | Timer Module(s) | TMR0 | TMR0 | TMR0 | TMR0 |
| | Wake-up from Sleep on Pin Change | Yes | Yes | Yes | Yes |
| | Comparators | 0 | 0 | 1 | 1 |
| Features | I/O Pins | 3 | 3 | 3 | 3 |
| | Input Only Pins | 1 | 1 | 1 | 1 |
| | Internal Pull-ups | Yes | Yes | Yes | Yes |
| | In-Circuit Serial Programming | Yes | Yes | Yes | Yes |
| | Number of Instructions | 33 | 33 | 33 | 33 |
| | Packages | 6-pin SOT-23 8-pin PDIP | 6-pin SOT-23 8-pin PDIP | 6-pin SOT-23 8-pin PDIP | 6-pin SOT-23 8-pin PDIP |

TABLE 1-1: PIC10F200/202/204/206 DEVICES

The PIC10F200/202/204/206 devices have Power-on Reset, selectable Watchdog Timer, selectable code-protect, high I/O current capability and precision internal oscillator.

The PIC10F200/202/204/206 device uses serial programming with data pin GP0 and clock pin GP1.

NOTES:

2.0 PIC10F200/202/204/206 DEVICE VARIETIES

A variety of packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC10F200/202/204/206 Product Identification System at the back of this data sheet to specify the correct part number.

2.1 Quick Turn Programming (QTP) Devices

Microchip offers a QTP programming service for factory production orders. This service is made available for users who choose not to program medium-to-high quantity units and whose code patterns have stabilized. The devices are identical to the Flash devices but with all Flash locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.2 Serialized Quick Turn ProgrammingSM (SQTPSM) Devices

Microchip offers a unique programming service, where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry code, password or ID number. NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC10F200/202/204/206 devices can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC10F200/202/204/206 devices use a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architectures where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12 bits wide, making it possible to have all single-word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (1 µs @ 4 MHz) except for program branches.

The table below lists program memory (Flash) and data memory (RAM) for the PIC10F200/202/204/206 devices.

TABLE 3-1:PIC10F2XX MEMORY

| Device | Memory | | | | |
|-----------|----------|--------|--|--|--|
| Device | Program | Data | | | |
| PIC10F200 | 256 x 12 | 16 x 8 | | | |
| PIC10F202 | 512 x 12 | 24 x 8 | | | |
| PIC10F204 | 256 x 12 | 16 x 8 | | | |
| PIC10F206 | 512 x 12 | 24 x 8 | | | |

The PIC10F200/202/204/206 devices can directly or indirectly address its register files and data memory. All Special Function Registers (SFR), including the PC, are mapped in the data memory. The PIC10F200/202/204/206 devices have a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation, on any register, using any addressing mode. This symmetrical nature and lack of "special optimal situations" make programming with the PIC10F200/202/204/206 devices simple, yet efficient. In addition, the learning curve is reduced significantly.

The PIC10F200/202/204/206 devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8 bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, one operand is typically the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.


The W register is an 8-bit working register used for ALU operations. It is not an addressable register.


Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC) and Zero (Z) bits in the Status register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1 and Figure 3-2, with the corresponding device pins described in Table 3-2.

PIC10F200/202/204/206







| Name | Function | Input Type | Output Type | Description |
|------------------|----------|---------------|----------------|---|
| GP0/ICSPDAT/CIN+ | GP0 | TTL | CMOS | Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change. |
| | ICSPDAT | ST | CMOS | In-Circuit Serial Programming [™] data pin. |
| | CIN+ | AN | _ | Comparator input (PIC10F204/206 only). |
| GP1/ICSPCLK/CIN- | GP1 | TTL | CMOS | Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change. |
| | ICSPCLK | ST | CMOS | In-Circuit Serial Programming clock pin. |
| | CIN- | AN | _ | Comparator input (PIC10F204/206 only). |
| GP2/T0CKI/COUT/ | GP2 | TTL | CMOS | Bidirectional I/O pin. |
| FOSC4 | T0CKI | ST | _ | Clock input to TMR0. |
| | COUT | | CMOS | Comparator output (PIC10F204/206 only). |
| | FOSC4 | | CMOS | Oscillator/4 output. |
| GP3/MCLR/Vpp | GP3 | TTL | _ | Input pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change. |
| | MCLR | ST | _ | Master Clear (Reset). When configured as MCLR, this pin is an active-low Reset to the device. Voltage on GP3/MCLR/VPP must not exceed VDD during normal device operation or the device will enter <u>Programming mode</u> . Weak pull-up always on if configured as MCLR. |
| | Vpp | ΗV | — | Programming voltage input. |
| Vdd | Vdd | Р | _ | Positive supply for logic and I/O pins. |
| Vss | Vss | Р | _ | Ground reference for logic and I/O pins. |

TABLE 3-2: PIC10F200/202/204/206 PINOUT DESCRIPTION

Legend: I = Input, O = Output, I/O = Input/Output, P = Power, — = Not used, TTL = TTL input, ST = Schmitt Trigger input, AN = Analog input

3.1 Clocking Scheme/Instruction Cycle

The clock is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the PC is incremented every Q1 and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-3 and Example 3-1.

3.2 Instruction Flow/Pipelining

An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the PC to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the PC incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 3-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



NOTES:

4.0 MEMORY ORGANIZATION

The PIC10F200/202/204/206 memories are organized into program memory and data memory. Data memory banks are accessed using the File Select Register (FSR).


4.1 Program Memory Organization for the PIC10F200/204

The PIC10F200/204 devices have a 9-bit Program Counter (PC) capable of addressing a 512 x 12 program memory space.

Only the first 256 x 12 (0000h-00FFh) for the PIC10F200/204 are physically implemented (see Figure 4-1). Accessing a location above these boundaries will cause a wraparound within the first 256 x 12 space (PIC10F200/204). The effective Reset vector is at 0000h (see Figure 4-1). Location 00FFh (PIC10F200/204) contains the internal clock oscillator calibration value. This value should never be overwritten.

FIGURE 4-1:

PROGRAM MEMORY MAP AND STACK FOR THE PIC10F200/204




4.2 Program Memory Organization for the PIC10F202/206

The PIC10F202/206 devices have a 10-bit Program Counter (PC) capable of addressing a 1024×12 program memory space.

Only the first 512 x 12 (0000h-01FFh) for the PIC10F202/206 are physically implemented (see Figure 4-2). Accessing a location above these boundaries will cause a wraparound within the first 512 x 12 space (PIC10F202/206). The effective Reset vector is at 0000h (see Figure 4-2). Location 01FFh (PIC10F202/206) contains the internal clock oscillator calibration value. This value should never be overwritten.

FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR THE PIC10F202/206



4.3 Data Memory Organization

Data memory is composed of registers or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers (SFR) and General Purpose Registers (GPR).

The Special Function Registers include the TMR0 register, the Program Counter (PCL), the Status register, the I/O register (GPIO) and the File Select Register (FSR). In addition, Special Function Registers are used to control the I/O port configuration and prescaler options.

The General Purpose Registers are used for data and control information under command of the instructions.

For the PIC10F200/204, the register file is composed of 7 Special Function Registers and 16 General Purpose Registers (see Figure 4-3 and Figure 4-4).

For the PIC10F202/206, the register file is composed of 8 Special Function Registers and 24 General Purpose Registers (see Figure 4-4).

4.3.1 GENERAL PURPOSE REGISTER FILE

The General Purpose Register file is accessed, either directly or indirectly, through the File Select Register (FSR). See Section 4.9 "Indirect Data Addressing: INDF and FSR Registers".




FIGURE 4-4:

PIC10F202/206 REGISTER FILE MAP

| File Addres | 8 | | | | | | |
|---|---------------------------------|--|--|--|--|--|--|
| 00 | n INDF ⁽¹⁾ | | | | | | |
| 01 | n TMR0 | | | | | | |
| 02 | n PCL | | | | | | |
| 03 | n STATUS | | | | | | |
| 04 | n FSR | | | | | | |
| 05 | OSCCAL | | | | | | |
| 06 | n GPIO | | | | | | |
| 07 | n CMCON0 ⁽²⁾ | | | | | | |
| 08 | 1 | | | | | | |
| | General Purpose Registers | | | | | | |
| 18 | n | | | | | | |
| Note 1: Not a physical register. See Section 4.9 "Indirect Data Addressing: INDF and FSR Registers". 2: PIC10F206 only. Unimplemented on the PIC10F202 and reads as 00h. | | | | | | | |

4.3.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The Special Function Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

TABLE 4-1: SPECIAL FUNCTION REGISTER (SFR) SUMMARY (PIC10F200/202/204/206)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset ⁽²⁾ | Page # |
|--------------------|----------|-------------|-----------------------------------|-----------|-------------|----------------------|--------------|---------|-------|--|--------|
| 00h | INDF | Uses Cont | ents of FSR | to Addre | ss Data Mem | ory (not a j | physical reg | gister) | | xxxx xxxx | 23 |
| 01h | TMR0 | 8-bit Real- | it Real-Time Clock/Counter xxxx : | | | | | | | | 29, 33 |
| 02h ⁽¹⁾ | PCL | Low-order | ow-order 8 bits of PC | | | | | | | 1111 1111 | 22 |
| 03h | STATUS | GPWUF | CWUF ⁽⁵⁾ | _ | TO | PD | Z | DC | С | 00-1 1xxx (3) | 19 |
| 04h | FSR | Indirect Da | ta Memory | Address I | Pointer | | | | | 111x xxxx | 23 |
| 05h | OSCCAL | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 | FOSC4 | 1111 1110 | 21 |
| 06h | GPIO | _ | — | _ | _ | GP3 | GP2 | GP1 | GP0 | xxxx | 25 |
| 07h ⁽⁴⁾ | CMCON0 | CMPOUT | COUTEN | POL | CMPT0CS | CMPON | CNREF | CPREF | CWU | 1111 1111 | 34 |
| N/A | TRISGPIO | _ | — | _ | | I/O Control Register | | | 1111 | 37 | |
| N/A | OPTION | GPWU | GPPU | TOCS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 20 |

Legend: — = unimplemented, read as '0', x = unknown, u = unchanged, q = value depends on condition.

Note 1: The upper byte of the Program Counter is not directly accessible. See **Section 4.7 "Program Counter**" for an explanation of how to access these bits.

2: Other (non Power-up) Resets include external Reset through MCLR, Watchdog Timer and wake-up on pin change Reset.

3: See Table 9-1 for other Reset specific values.

4: PIC10F204/206 only.

5: PIC10F204/206 only. On all other devices, this bit is reserved and should not be used.

4.4 Status Register

This register contains the arithmetic status of the ALU, the Reset status and the page preselect bit.

The Status register can be the destination for any instruction, as with any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the Status register as 000u uluu (where u = unchanged).

Therefore, it is recommended that only BCF, BSF and MOVWF instructions be used to alter the Status register. These instructions do not affect the Z, DC or C bits from the Status register. For other instructions which do affect Status bits, see Section 10.0 "Instruction Set Summary".

REGISTER 4-1: STATUS REGISTER (ADDRESS: 03h)

| | R/W-0 | R/W-0 | R/W-0 | R-1 | R-1 | R/W-x | R/W-x | R/W-x | | | |
|-------|---|-------------------------------|--------------|---------------|---------------------------------|------------------|---------------|---------------|--|--|--|
| | GPWUF | CWUF ⁽¹⁾ | _ | TO | PD | Z | DC | С | | | |
| | bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | | |
| bit 7 | GPWUF: GPIO Reset bit | | | | | | | | | | |
| | Reset due to wake-up from Sleep on pin change After power-up or other Reset | | | | | | | | | | |
| bit 6 | • | omparator Wa | | Change Flag | n Bit ⁽¹⁾ | | | | | | |
| | | | | | parator chang | qe | | | | | |
| | 0 = After p | ower-up or o | ther Reset | conditions. | | - | | | | | |
| bit 5 | Reserved: | Do not use. | Use of this | bit may affe | ect upward co | ompatibility v | vith future p | roducts. | | | |
| bit 4 | TO: Time-c | out bit | | | | | | | | | |
| | • | • • | | iction or SLE | EEP instructio | n | | | | | |
| | | time-out oc | curred | | | | | | | | |
| bit 3 | PD: Power | | w the GT DE | | | | | | | | |
| | | ower-up or b cution of the | | | חכ | | | | | | |
| bit 2 | Z : Zero bit | | | | | | | | | | |
| | 1 = The res | sult of an arit | hmetic or l | ogic operati | on is zero | | | | | | |
| | 0 = The res | sult of an arit | hmetic or l | ogic operati | on is not zero |) | | | | | |
| bit 1 | DC: Digit c | arry/borrow b | oit (for ADD | WF and SUB | WF instruction | ns) | | | | | |
| | ADDWF: | | | | | | | | | | |
| | • | | | | sult occurred sult did not o | | | | | | |
| | SUBWF: | | | | | CCUI | | | | | |
| | | ow from the 4 | th low-ord | er bit of the | result did not | occur | | | | | |
| | 0 = A borrow from the 4th low-order bit of the result occurred | | | | | | | | | | |
| bit 0 | - | orrow bit (for | | | F, RLF instru | - | | | | | |
| | ADDWF: 1 = A carry | occurred | SUBWF | - | | F <u>OFRLF</u> : | Shor MSh r | ocnoctivolv | | | |
| | 1 = A carry occurred1 = A borrow did not occurLoad bit with LSb or MSb, respect0 = A carry did not occur0 = A borrow occurred | | | | | | | | | | |
| | , | | | | | | | | | | |
| | Note 1: | | | PIC10F204/ | 206. For cod | e compatibil | ty do not use | e this bit on | | | |
| | | the PIC10F | 200/202. | | | | | | | | |
| | | | | | | | | | | | |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

4.5 Option Register

The Option register is a 8-bit wide, write-only register, which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of the W register will be transferred to the Option register. A Reset sets the OPTION<7:0> bits.

| Note: | If TRIS bit is set to '0', the wake-up on | | | | | |
|-------|--|--|--|--|--|--|
| | change and pull-up functions are disabled | | | | | |
| | for that pin (i.e., note that TRIS overrides | | | | | |
| | Option control of GPPU and GPWU). | | | | | |

| Note: | If the T0CS bit is set to '1', it will override |
|-------|---|
| | the TRIS function on the T0CKI pin. |

REGISTER 4-2: OPTION REGISTER

| W-1 | W-1 | W-1 | W-1 | W-1 | W-1 | W-1 | W-1 |
|-------|------|------|------|-----|-----|-----|-------|
| GPWU | GPPU | TOCS | T0SE | PSA | PS2 | PS1 | PS0 |
| bit 7 | | | | | | | bit 0 |

| bit 7 | GPWU: Enable Wake-up on Pin Change bit (GP0, GP1, GP3) | | | | | | |
|---------|---|--|--|--|--|--|--|
| | 1 = Disabled | | | | | | |
| | 0 = Enabled | | | | | | |
| bit 6 | GPPU: Enable Weak Pull-ups bit (GP0, GP1, GP3) | | | | | | |
| | 1 = Disabled 0 = Enabled | | | | | | |
| h:+ 7 | TOCS: Timer0 Clock Source Select bit | | | | | | |
| bit 5 | | | | | | | |
| | 1 = Transition on T0CKI pin (overrides TRIS on the T0CKI pin) 0 = Transition on internal instruction cycle clock, Fosc/4 | | | | | | |
| bit 4 | T0SE: Timer0 Source Edge Select bit | | | | | | |
| | 1 = Increment on high-to-low transition on the T0CKI pin | | | | | | |
| | 0 = Increment on low-to-high transition on the T0CKI pin | | | | | | |
| bit 3 | PSA: Prescaler Assignment bit | | | | | | |
| | 1 = Prescaler assigned to the WDT | | | | | | |
| | 0 = Prescaler assigned to Timer0 | | | | | | |
| bit 2-0 | PS<2:0>: Prescaler Rate Select bits | | | | | | |
| | Bit Value Timer0 Rate WDT Rate | | | | | | |
| | 000 1:2 1:1 | | | | | | |
| | 001 1:4 1:2 | | | | | | |
| | 010 1:8 1:4 011 1:16 1:8 | | | | | | |
| | 100 1:32 1:16 | | | | | | |
| | 101 1:64 1:32 | | | | | | |
| | 110 1:128 1:64 | | | | | | |
| | 111 1:256 1:128 | | | | | | |

| Legend: | | | |
|-------------------|------------------|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | |
| -n = Value at POR | '1' = Bit is set | 0' = Bit is cleared $x = Bit is unknown$ | |

OSCCAL Register 4.6

The Oscillator Calibration (OSCCAL) register is used to calibrate the internal precision 4 MHz oscillator. It contains seven bits for calibration.

| Note: | Erasing the device will also erase the pre- | | | | | | |
|-------|---|--|--|--|--|--|--|
| | programmed internal calibration value for | | | | | | |
| | the internal oscillator. The calibration | | | | | | |
| | value must be read prior to erasing the | | | | | | |
| | part so it can be reprogrammed correctly | | | | | | |
| | later. | | | | | | |

After you move in the calibration constant, do not change the value. See Section 9.2.2 "Internal 4 MHz Oscillator".

REGISTER 4-3: OSCCAL REGISTER (ADDRESS: 05h)

| | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-0 |
|---------|------------|--------------------------------|---------------|----------------------|-------|-------|-------|-------|
| | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 | FOSC4 |
| | bit 7 | | | | | | | bit 0 |
| | ••• | . | | | | | | |
| bit 7-1 | CAL<6:0>: | Oscillator (| Calibration b | oits | | | | |
| | 0111111 = | Maximum | frequency | | | | | |
| | • | | | | | | | |
| | • | | | | | | | |
| | • | | | | | | | |
| | 0000001 | | | | | | | |
| | | Center fre | quency | | | | | |
| | 1111111 | | | | | | | |
| | • | | | | | | | |
| | • | | | | | | | |
| | • | | | | | | | |
| | | Minimum | | | | | | |
| bit 0 | FOSC4: IN | TOSC/4 Ou | tput Enabl | e bit ⁽¹⁾ | | | | |
| | 1 = INTOS | C/4 output c | onto GP2 | | | | | |
| | 0 = GP2/T0 | CKI/COUT | applied to (| GP2 | | | | |
| | | | | | | | | |

Note 1: Overrides GP2/T0CKI/COUT control registers when enabled.

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

4.7 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.


For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The Program Counter (PCL) is mapped to PC<7:0>.

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-5).

Instructions where the PCL is the destination, or modify PCL instructions, include MOVWF PC, ADDWF PC and BSF PC, 5.

| Note: | Because PC<8> is cleared in the CALL instruction or any modify PCL instruction, |
|-------|---|
| | all subroutine calls or computed jumps are |
| | limited to the first 256 locations of any |
| | program memory page (512 words long). |

FIGURE 4-5: LOADING OF PC BRANCH INSTRUCTIONS



4.7.1 EFFECTS OF RESET

The PC is set upon a Reset, which means that the PC addresses the last location in program memory (i.e., the oscillator calibration instruction). After executing MOVLW XX, the PC will roll over to location 0000h and begin executing user code.

4.8 Stack

The PIC10F200/204 devices have a 2-deep, 8-bit wide hardware PUSH/POP stack.

The PIC10F202/206 devices have a 2-deep, 9-bit wide hardware PUSH/POP stack.

A CALL instruction will PUSH the current value of Stack 1 into Stack 2 and then PUSH the current PC value, incremented by one, into Stack Level 1. If more than two sequential CALLs are executed, only the most recent two return addresses are stored.

A RETLW instruction will POP the contents of Stack Level 1 into the PC and then copy Stack Level 2 contents into level 1. If more than two sequential RETLWS are executed, the stack will be filled with the address previously stored in Stack Level 2. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

- **Note 1:** There are no Status bits to indicate stack overflows or stack underflow conditions.
 - 2: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL and RETLW instructions.

4.9 Indirect Data Addressing: INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

4.10 Indirect Addressing

- Register file 09 contains the value 10h
- Register file 0A contains the value 0Ah
- · Load the value 09 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 0A)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected).

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 4-1.

EXAMPLE 4-1: HOW TO CLEAR RAM USING INDIRECT ADDRESSING


| | | | DILEGOING |
|--------|---|---------------------------------------|-----------------|
| NEXT | MOVLW MOVWF CLRF INCF BTFSC | 0x10 FSR INDF FSR,F FSR,4 | - |
| | GOTO | NEXT | ;NO, clear next |
| CONTIN | UE | | |
| | : | | ;YES, continue |
| | : | | |
| 1 | | | |

The FSR is a 5-bit wide register. It is used in conjunction with the INDF register to indirectly address the data memory area.

The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh.

Note: PIC10F200/202/204/206 – Do not use banking. FSR <7:5> are unimplemented and read as '1's.

FIGURE 4-6: DIRECT/INDIRECT ADDRESSING (PIC10F200/202/204/206)



© 2004 Microchip Technology Inc.

NOTES:

5.0 I/O PORT

As with any other register, the I/O register(s) can be written and read under program control. However, read instructions (e.g., MOVF GPIO, W) always read the I/O pins independent of the pin's Input/Output modes. On Reset, all I/O ports are defined as input (inputs are at high-impedance) since the I/O control registers are all set.

5.1 GPIO

GPIO is an 8-bit I/O register. Only the low-order 4 bits are used (GP<3:0>). Bits 7 through 4 are unimplemented and read as '0's. Please note that GP3 is an input only pin. Pins GP0, GP1 and GP3 can be configured with weak pull-ups and also for wake-up on change. The wake-up on change and weak pull-up functions are not pin selectable. If GP3/MCLR is configured as MCLR, weak pull-up is always on and wake-up on change for this pin is not enabled.

5.2 TRIS Registers

The Output Driver Control register is loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a High-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. The exceptions are GP3, which is input only and the GP2/T0CKI/COUT/FOSC4 pin, which may be controlled by various registers. See Table 5-1.

| Note: | A read of the ports reads the pins, not the output data latches. That is, if an output driver on a pin is enabled and driven high, |
|-------|--|
| | but the external system is holding it low, a read of the port will indicate that the pin is low. |

The TRIS registers are "write-only" and are set (output drivers disabled) upon Reset.

| TABLE 5-1: | ORDER OF PRECEDENCE |
|------------|---------------------|
| | FOR PIN FUNCTIONS |


| Priority | GP0 | GP1 | GP2 | GP3 |
|----------|-----------|-----------|-----------|--------|
| 1 | CIN+ | CIN- | FOSC4 | I/MCLR |
| 2 | TRIS GPIO | TRIS GPIO | COUT | _ |
| 3 | — | _ | T0CKI | _ |
| 4 | _ | _ | TRIS GPIO | _ |

5.3 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 5-2. All port pins, except GP3 which is input only, may be used for both input and output operations. For input operations, these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF GPIO, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except GP3) can be programmed individually as input or output.

FIGURE 5-1:

PIC10F200/202/204/206 EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN



| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset | Value on All Other Resets |
|---------|----------|-------|-------|-------|-------|---------|-----------|-------|-------|-------------------------------|------------------------------|
| N/A | TRISGPIO | _ | _ | | _ | I/O Con | trol Regi | ster | | 1111 | 1111 |
| N/A | OPTION | GPWU | GPPU | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| 03h | STATUS | GPWUF | CWUF | _ | TO | PD | Z | DC | С | 00-1 1xxx | qq-q quuu ^(1, 2) |
| 06h | GPIO | | _ | _ | _ | GP3 | GP2 | GP1 | GP0 | xxxx | uuuu |

TABLE 5-2:SUMMARY OF PORT REGISTERS

Legend: Shaded cells are not used by Port registers, read as '0', — = unimplemented, read as '0', x = unknown, u = unchanged, q = depends on condition.

Note 1: If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.

2: If Reset was due to wake-up on comparator change, then bit 6 = 1. All other Resets will cause bit 6 = 0.

5.4 I/O Programming Considerations

5.4.1 BIDIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and rewrite the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 2 of GPIO will cause all eight bits of GPIO to be read into the CPU, bit 2 to be set and the GPIO value to be written to the output latches. If another bit of GPIO is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the Input mode, no problem occurs. However, if bit 0 is switched into Output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential Read-Modify-Write instructions (e.g., ${\tt BCF}$, ${\tt BSF}$, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired OR", "wired AND"). The resulting high output currents may damage the chip.

EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

| ;GPIO<3 | ;Initial GPIO Settings ;GPIO<3:2> Inputs ;GPIO<1:0> Outputs | | | | | | |
|---|---|---|------------|-----------|--|--|--|
| ; | | | | | | | |
| ; | | | GPIO latch | GPIO pins | | | |
| ; | | | | | | | |
| BCF | GPIO, | 1 | ; pp01 | pp11 | | | |
| BCF | GPIO, | 0 | ; pp10 | pp11 | | | |
| MOVLW | 007h; | | | | | | |
| TRIS | GPIO | | ; pp10 | pp11 | | | |
| ; | | | | | | | |
| Note 1: The user may have expected the pin values to be pp00. The 2nd BCF caused GP1 to be latched as the pin value (High). | | | | | | | |

5.4.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction causes that file to be read into the CPU. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 5-2: SUCCESSIVE I/O OPERATION (PIC10F200/202/204/206)

Г

| : | Q1 Q2 Q3 Q4 | ; Q1 Q2 Q3 Q4 | Q1 Q2 Q3 Q4 | Q1 Q2 Q3 Q4 | ; |
|-------------------------|----------------|-------------------------------|-------------------------------|-------------------|--|
| Instruction | PC | X PC + 1 | X PC + 2 | PC + 3 | This example shows a write to GPIO followed by a read from GPIO. |
| Fetched | MOVWF GPIO | MOVF GPIO, W | NOP | NOP | Data setup time = (0.25 Tcy – TPD) where: Tcy = instruction cycle. |
| GP<2:0> | | <u>i</u> | X | | TPD = propagation delay |
| | | Port pin written here | Port pin sampled here ◀ | | Therefore, at higher clock frequencies, a write followed by a read may be problematic. |
| Instruction Executed | | MOVWF GPIO (Write to GPIO) | MOVF GPIO,W (Read GPIO) | NOP | |
| | | - | - | | |

© 2004 Microchip Technology Inc.

NOTES:

6.0 TIMER0 MODULE AND TMR0 REGISTER (PIC10F200/202)

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select:
- Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the T0CS bit (Option<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to the TMR0 register.



Counter mode is selected by setting the T0CS bit (Option<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The T0SE bit (Option<4>) determines the source edge. Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.1 "Using Timer0 with an External Clock (PIC10F200/202)".

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit, PSA (Option<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, 1:256 are selectable. **Section 6.2 "Prescaler"** details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 6-1.




FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

| Program Counter) | PC – 1 | PC | PC + 1 | PC + 2 | PC + 3 | PC + 4 | (PC + 5) | (PC + 6) |
|------------------------|--------------|------------------|-------------|-------------|-------------|-------------|-------------|------------|
| nstruction Fetch | , , , | MOVWF TMR0 | MOVF TMR0,W | |
| Timer0 | (то) | T0 + 1 χ | T0 + 2 | | NTO X | γ | NT0 + 1) | NT0 + 2 |
| nstruction Executed | ·, i i | 1 1 1 1 | Write TMR0 | Read TMR0 | Read TMR0 | Read TMR0 | Read TMR0 | Read TMR0 |

FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2




TABLE 6-1:REGISTERS ASSOCIATED WITH TIMER0

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset | Value on All Other Resets |
|---------|-------------------------|----------|--|-------|-------|----------------------|-------|-------|-------|-------------------------------|---------------------------------|
| 01h | TMR0 | Timer0 – | Timer0 – 8-bit Real-Time Clock/Counter | | | | | | | | uuuu uuuu |
| N/A | OPTION | GPWU | GPPU | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| N/A | TRISGPIO ⁽¹⁾ | _ | _ | — | _ | I/O Control Register | | | | 1111 | 1111 |

Legend: Shaded cells not used by Timer0. — = unimplemented, x = unknown, u = unchanged. **Note 1:** The TRIS of the TOCKI pin is overridden when TOCS = 1.

6.1 Using Timer0 with an External Clock (PIC10F200/202)

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.1.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-4). Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 2 Tt0H) and low for at least 2 Tosc (and a small RC delay of 2 Tt0H). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4 ToSc (and a small RC delay of 4 Tt0H) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of Tt0H. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-4 shows the delay from the external clock edge to the timer incrementing.





6.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (see Section 9.6 "Watchdog Timer (WDT)"). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet.

| Note: | The prescaler may be used by either the | | | | | | | | |
|-------|---|--|--|--|--|--|--|--|--|
| | Timer0 module or the WDT, but not both. | | | | | | | | |
| | Thus, a prescaler assignment for the | | | | | | | | |
| | Timer0 module means that there is no | | | | | | | | |
| | prescaler for the WDT and vice versa. | | | | | | | | |

The PSA and PS<2:0> bits (Option<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a Reset, the prescaler contains all '0's.

6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

| _ | | |
|--------|----------------------|-------------------------|
| CLRWDT | | ;Clear WDT |
| CLRF | TMR0 | Clear TMR0 & Prescaler |
| MOVLW | `00xx1111 <i>'</i> b | These 3 lines (5, 6, 7) |
| OPTION | | are required only if |
| | | desired |
| CLRWDT | | ;PS<2:0> are 000 or 001 |
| MOVLW | `00xx1xxx'b | ;Set Postscaler to |
| OPTION | | desired WDT rate |
| | | |

04/206


the Timer0 e 6-2. This disabled. A ed before

EXAMPLE 6-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)

CLRWDT MOVLW 'xxxx0xxx'

;Clear WDT and ;prescaler xxx' ;Select TMR0, new ;prescale value and ;clock source OPTION

I OF THE TIMER0/WDT PRESCALER



7.0 TIMER0 MODULE AND TMR0 REGISTER (PIC10F204/206)

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select:
 - Edge select for external clock
 - External clock from either the T0CKI pin or from the output of the comparator

Figure 7-1 is a simplified block diagram of the Timer0 module.


Timer mode is selected by clearing the T0CS bit (Option<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to the TMR0 register.

There are two types of Counter mode. The first Counter mode uses the T0CKI pin to increment Timer0. It is selected by setting the T0CS bit (Option<5>), setting the CMPT0CS bit (CMCON0<4>) and setting the COUTEN bit (CMCON0<6>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The T0SE bit (Option<4>) determines the source edge. Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.1 "Using Timer0 with an External Clock (PIC10F204/206)". The second Counter mode uses the output of the comparator to increment Timer0. It can be entered in two different ways. The first way is selected by setting the TOCS bit (Option<5>) and clearing the CMPTOCS bit (CMCON<4>); (COUTEN ([CMCON<6>]) does not affect this mode of operation. This enables an internal connection between the comparator and the Timer0.

The second way is selected by setting the T0CS bit (Option<5>), setting the CMPT0CS bit (CMCON0<4>) and clearing the COUTEN bit (CMCON0<6>). This allows the output of the comparator onto the T0CKI pin, while keeping the T0CKI input active. Therefore, any comparator change on the COUT pin is fed back into the T0CKI input. The T0SE bit (Option<4>) determines the source edge. Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input as discussed in Section 7.1 "Using Timer0 with an External Clock (PIC10F204/206)"

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit, PSA (Option<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. **Section 7.2 "Prescaler"** details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 7-1.



PIC10F200/202/204/206

FIGURE 7-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

| (Program Counter) | Q1 Q2 Q3 Q4 (PC - 1) | Q1 Q2 Q3 Q4 | Q1 Q2 Q3 Q4 PC + 1 | Q1 Q2 Q3 Q4 (PC+2) | Q1 Q2 Q3 Q4 (PC + 3 | Q1 Q2 Q3 Q4 (PC+4) | Q1 Q2 Q3 Q4 (PC+5) | Q1 Q2 Q3 Q4 (|
|-------------------------|-------------------------|------------------|-----------------------|-----------------------|------------------------|------------------------|-----------------------|------------------|
| Instruction Fetch | 1 1 1 | MOVWF TMR0 | MOVF TMR0,W | MOVF TMR0,W | MOVF TMR0,W | MOVF TMR0,W | MOVF TMR0,W | |
| Timer0 | χ | T0 + 1 X | T0 + 2 | | NT0 | χ | NT0 + 1 | NT0 + 2 |
| Instruction Executed | 1 1 1 1 | 1 1 1 1 | Write TMR0 | Read TMR0 | Read TMR0 | Read TMR0 reads NT0 | Read TMR0 | Read TMR0 |

FIGURE 7-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2

| PC (Program | · · · · | | · | ıı | · · · · | · · · · | ı | Q1 Q2 Q3 Q4 |
|----------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------------|
| Counter) | PC – 1 | (PC | (PC+1 | (PC + 2) | (PC + 3) | (PC + 4 | (PC + 5 | (<u>PC+6</u>) |
| Instruction Fetch | 1 1 1 | MOVWF TMR0 | MOVF TMR0,W | 1 I 1 I 1 I |
| | 1 | 1 | 1 | 1 | | | 1 | |
| Timer0 | (то у | T0 + 1 | | I | NT0 | | | NT0 + 1 |
| Instruction | | 1 1 1 | ≜ | ≜ | ≜ | 1 | • | ≜ |
| Executed | l. | I | Write TMR0 | Read TMR0 | Read TMR0 | Read TMR0 | Read TMR0 | Read TMR0 |

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER0

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset | Value on All Other Resets |
|---------|-------------------------|------------|---------------|-------|-----------|-----------|------------|-------|-------|-------------------------------|---------------------------------|
| 01h | TMR0 | Timer0 – 8 | -bit Real-Tim | | xxxx xxxx | uuuu uuuu | | | | | |
| 07h | CMCON0 | CMPOUT | COUTEN | POL | CMPT0CS | CMPON | CNREF | CPREF | CWU | 1111 1111 | uuuu uuuu |
| N/A | OPTION | GPWU | GPPU | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| N/A | TRISGPIO ⁽¹⁾ | — | | _ | _ | I/O Contr | ol Registe | r | | 1111 | 1111 |

Legend: Shaded cells not used by Timer0. — = unimplemented, x = unknown, u = unchanged.

Note 1: The TRIS of the T0CKI pin is overridden when T0CS = 1.

7.1 Using Timer0 with an External Clock (PIC10F204/206)

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

7.1.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of an external clock with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-4). Therefore, it is necessary for T0CKI or the comparator output to be high for at least 2 Tosc (and a small RC delay of 2 Tt0H) and low for at least 2 Tosc (and a small RC delay of 2 Tt0H). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI or the comparator output to have a period of at least 4 Tosc (and a small RC delay of 4 Tt0H) divided by the prescaler value. The only requirement on TOCKI or the comparator output high and low time is that they do not violate the minimum pulse width requirement of Tt0H. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-4 shows the delay from the external clock edge to the timer incrementing.





7.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (see Figure 9-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet.

| Note: | The prescaler may be used by either the | | | | |
|-------|---|--|--|--|--|
| | Timer0 module or the WDT, but not both. | | | | |
| | Thus, a prescaler assignment for the | | | | |
| | Timer0 module means that there is no | | | | |
| | prescaler for the WDT and vice versa. | | | | |

The PSA and PS<2:0> bits (Option<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a Reset, the prescaler contains all '0's.

7.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 7-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.


EXAMPLE 7-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

| _ | | |
|--------|----------------------|--------------------------|
| CLRWDT | | ;Clear WDT |
| CLRF | TMR0 | Clear TMR0 & Prescaler |
| MOVLW | `00xx1111 <i>'</i> b | ;These 3 lines (5, 6, 7) |
| OPTION | | ;are required only if |
| | | ;desired |
| CLRWDT | | ;PS<2:0> are 000 or 001 |
| MOVLW | `00xx1xxx'b | ;Set Postscaler to |
| OPTION | | desired WDT rate |
| | | |

To change the prescaler from the WDT to the Timer0 module, use the sequence shown in Example 7.2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

EXAMPLE 7-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)

| CLRWDT | | ;Clear WDT and |
|--------|------------|---------------------|
| | | ;prescaler |
| MOVLW | 'xxxx0xxx' | ;Select TMR0, new |
| | | ;prescale value and |
| | | ;clock source |
| OPTION | | |
| | | |



8.0 COMPARATOR MODULE

The Comparator module contains one analog comparator. The inputs to the comparator are multiplexed with GP0 and GP1 pins. The output of the comparator can be placed on GP2.

The CMCON0 register, shown in Register 8-1, controls the comparator operation. A block diagram of the comparator is shown in Figure 8-1.

REGISTER 8-1: CMCON0 REGISTER (ADDRESS: 07h)

| _1\ 0-1. | | LOIDIEN | (ADDILL | 5 . <i>0</i> /11 <i>)</i> | | | | |
|----------|--|--------------------------------|--------------|----------------------------------|-------------------|---------------|---------------|-----------|
| | R-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| | CMPOUT | COUTEN | POL | CMPT0CS | CMPON | CNREF | CPREF | CWU |
| | bit 7 | | | | | | | bit 0 |
| | | | | | | | | |
| bit 7 | CMPOUT: C | • | Dutput bit | | | | | |
| | 1 = VIN + > V | | | | | | | |
| 1:0 | $\frac{0 = \text{VIN} + < \text{V}}{22}$ | | | | | | | |
| bit 6 | COUTEN: C | | | aced on the C | | | | |
| | | • | | in the COUT p | • | | | |
| bit 5 | POL: Comp | - | - | | | | | |
| Sit 0 | • | of comparato | - | | | | | |
| | | of comparato | | | | | | |
| bit 4 | CMPT0CS: | Comparator | TMR0 Clo | ck Source bit ⁽² |) | | | |
| | | | • | T0CS control | | | | |
| | • | | | R0 clock source | e | | | |
| bit 3 | CMPON: Co | - | nable bit | | | | | |
| | 1 = Compara | | | | | | | |
| bit 2 | 0 = Compara | | active Pof | erence Select I | _;+(2) | | | |
| | 1 = CIN- pin | | gailve Kell | | JIC | | | |
| | | voltage refei | rence | | | | | |
| bit 1 | | - | | ence Select b | it(2) | | | |
| | 1 = CIN+ pir | ₁ (3) | | | | | | |
| | 0 = CIN- pin | | | | | | | |
| bit 0 | | | | ange Enable b | it ⁽²⁾ | | | |
| | | • | • | e is disabled | | | | |
| | 0 = wake-up | p on compar | ator change | e is enabled. | | | | |
| | Note 1: C | Overrides T0 | CS bit for T | RIS control of | GP2. | | | |
| | 2 : V | Vhen the cor | nparator is | turned on, the | se control b | its assert tl | nemselves. | When the |
| | | omparator is ontrol registe | | bits have no el ecedence. | fect on the | device ope | ration and | the other |
| | 3 : P | PIC10F204/2 | 06 only. | | | | | |
| | Legend: | | | | | | | |
| | R = Readab | le bit | W = W | ritable bit | U = Unimpl | emented b | it, read as ' | 0' |
| | -n = Value a | t POR | '1' = Bi | t is set | '0' = Bit is c | leared | x = Bit is u | nknown |
| | - | | | | | | | |

8.1 Comparator Configuration

The on-board comparator inputs, (GP0/CIN+, GP1/ CIN-), as well as the comparator output (GP2/COUT) are steerable. The CMCON0, OPTION, and TRIS registers are used to steer these pins (see Figure 8-1). If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Table 12-1.






TABLE 8-1:TMR0 CLOCK SOURCEFUNCTION MUXING


| T0CS | CMPT0CS | COUTEN | Source |
|------|---------|--------|-------------------------------|
| 0 | x | x | Internal Instruction Cycle |
| 1 | 0 | 0 | CMPOUT |
| 1 | 0 | 1 | CMPOUT |
| 1 | 1 | 0 | CMPOUT |
| 1 | 1 | 1 | TOCKI |

Note: The comparator can have an inverted output (see Figure 8-1).

8.2 Comparator Operation

A single comparator is shown in Figure 8-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 8-2 represent the uncertainty due to input offsets and response time. See Table 12-1 for Common Mode Voltage.

FIGURE 8-2: SINGLE COMPARATOR



8.3 Comparator Reference

An internal reference signal may be used depending on the comparator operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 8-2). Please see Table 12-1 for internal reference specifications.

8.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is to have a valid level. If the comparator inputs are changed, a delay must be used to allow the comparator to settle to its new state. Please see Table 12-1 for comparator response time specifications.

8.5 Comparator Output

The comparator output is read through CMCON0 register. This bit is read-only. The comparator output may also be used internally, see Figure 8-1.

Note: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.

8.6 Comparator Wake-up Flag

The comparator wake-up flag is set whenever all of the following conditions are met:

- <u>CWU</u> = 0 (CMCON0 <0>)
- CMCON0 has been read to latch the last known state of the CMPOUT bit (MOVF CMCON0, W)
- Device is in Sleep
- The output of the comparator has changed state

The wake-up flag may be cleared in software or by another device Reset.

8.7 Comparator Operation During Sleep

When the comparator is active and the device is placed in Sleep mode, the comparator remains active. While the comparator is powered-up, higher Sleep currents than shown in the power-down current specification will occur. To minimize power consumption while in Sleep mode, turn off the comparator before entering Sleep.

8.8 Effects of a Reset

A POR Reset forces the CMCON0 register to its Reset state. This forces the Comparator module to be in the comparator Reset mode. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at Reset time. The comparator will be powered-down during the Reset interval.

8.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 8-3. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 8-3: ANALOG INPUT MODE




TABLE 8-2: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on All Other Resets |
|---------|----------|--------|--------|-------|----------------|----------------------|-------|-------|-------|-----------------|---------------------------------|
| 03h | STATUS | GPWUF | CWUF | - | TO | PD | Z | DC | С | 00-1 1xxx | qq0q quuu |
| 07h | CMCON0 | CMPOUT | COUTEN | POL | CMPT0CS | CMPON | CNREF | CPREF | CWU | 1111 1111 | uuuu uuuu |
| N/A | TRISGPIO | _ | — | _ | — | I/O Control Register | | 1111 | 1111 | | |

Legend: x = Unknown, u = Unchanged, --= Unimplemented, read as '0', q = Depends on condition.

9.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits that deal with the needs of realtime applications. The PIC10F200/202/204/206 microcontrollers have a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide powersaving operating modes and offer code protection. These features are:

- · Reset:
 - Power-on Reset (POR)
 - Device Reset Timer (DRT)
 - Watchdog Timer (WDT)
 - Wake-up from Sleep on pin change
 - Wake-up from Sleep on comparator change
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming[™]
- · Clock Out

The PIC10F200/202/204/206 devices have a Watchdog Timer, which can be shut off only through configuration bit WDTE. It runs off of its own RC oscillator for added reliability. When using INTRC, there is an 18 ms delay only on VDD power-up. With this timer on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low current Power-down mode. The user can wake-up from Sleep through a change on input pins, wake-up from comparator change, or through a Watchdog Timer time-out.

9.1 **Configuration Bits**

The PIC10F200/202/204/206 Configuration Words consist of 12 bits. Configuration bits can be programmed to select various device configurations. One bit is the Watchdog Timer enable bit, one bit is the MCLR enable bit and one bit is for code protection (see Register 9-1).

REGISTER 9-1: CONFIGURATION WORD FOR PIC10F200/202/204/206^(1, 2)

| | _ | _ | _ | _ | MCLRE | CP | WDTE | _ | |
|--------|-------|---|---|-------|-------|----|------|---|-------|
| bit 11 | | | | | | | | | bit 0 |

bit 11-5 Unimplemented: Read as '0'

- MCLRE: GP3/MCLR Pin Function Select bit bit 4 1 = GP3/MCLR pin function is MCLR 0 = GP3/MCLR pin function is digital I/O, MCLR internally tied to VDD
- bit 3
 - CP: Code Protection bit
 - 1 = Code protection off
 - 0 =Code protection on
- bit 2 WDTE: Watchdog Timer Enable bit
 - 1 = WDT enabled
 - 0 = WDT disabled
- Reserved: Read as '0' bit 1-0
 - Note 1: Refer to the "PIC10F200/202/204/206 Memory Programming Specifications" (DS41228) to determine how to access the Configuration Word. The Configuration Word is not user addressable during device operation.
 - 2: INTRC is the only oscillator mode offered on the PIC10F200/202/204/206.

| Legend: | | | |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ad as '0' |
| -n = Value at POR | '1' = bit is set | '0' = bit is cleared | x = bit is unknown |

9.2 Oscillator Configurations

9.2.1 OSCILLATOR TYPES

The PIC10F200/202/204/206 devices are offered with Internal Oscillator mode only.

• INTOSC: Internal 4 MHz Oscillator

9.2.2 INTERNAL 4 MHz OSCILLATOR

The internal oscillator provides a 4 MHz (nominal) system clock (see **Section 12.0 "Electrical Characteristics"** for information on variation over voltage and temperature).

In addition, a calibration instruction is programmed into the last address of memory, which contains the calibration value for the internal oscillator. This location is always uncode protected, regardless of the code-protect settings. This value is programmed as a MOVLW xx instruction where xx is the calibration value and is placed at the Reset vector. This will load the W register with the calibration value upon Reset and the PC will then roll over to the users program at address 0x000. The user then has the option of writing the value to the OSCCAL Register (05h) or ignoring it.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency.

| Note: | Erasing the device will also erase the pre- |
|-------|---|
| | programmed internal calibration value for |
| | the internal oscillator. The calibration |
| | value must be read prior to erasing the |
| | part so it can be reprogrammed correctly |
| | later. |

9.3 Reset

The device differentiates between various kinds of Reset:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during Sleep
- · WDT time-out Reset during normal operation
- WDT time-out Reset during Sleep
- Wake-up from Sleep on pin change
- · Wake-up from Sleep on comparator change

Some registers are not reset in any way, they are unknown on POR and unchanged in any other Reset. Most other registers are reset to "Reset state" on Power-on Reset (POR), MCLR, WDT or Wake-up on pin change Reset during normal operation. They are not affected by a WDT Reset during Sleep or MCLR Reset during Sleep, since these Resets are viewed as resumption of normal operation. The exceptions to this are TO, PD, GPWUF and CWUF bits. They are set or cleared differently in different Reset situations. These bits are used in software to determine the nature of Reset. See Table 9-1 for a full description of Reset states of all registers.

| Register | Address | Power-on Reset | MCLR Reset, WDT Time-out, Wake-up On Pin Change, Wake on Comparator Change |
|-----------------------|---------|----------------------|--|
| W | _ | qqqq qqqu (1) | qqqq qqqu(1) |
| INDF | 00h | XXXX XXXX | <u>uuuu</u> uuuu |
| TMR0 | 01h | XXXX XXXX | uuuu uuuu |
| PCL | 02h | 1111 1111 | 1111 1111 |
| STATUS | 03h | 00-1 1xxx | q00q quuu ⁽²⁾ |
| STATUS ⁽³⁾ | 03h | 00-1 1xxx | qq0q quuu (2) |
| FSR | 04h | 111x xxxx | 111u uuuu |
| OSCCAL | 05h | 1111 1110 | uuuu uuuu |
| GPIO | 06h | xxxx | uuuu |
| CMCON ⁽³⁾ | 07h | 1111 1111 | uuuu uuuu |
| OPTION | — | 1111 1111 | 1111 1111 |
| TRISGPIO | — | 1111 | 1111 |

TABLE 9-1: RESET CONDITIONS FOR REGISTERS – PIC10F200/202/204/206

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Note 1: Bits <7:2> of W register contain oscillator calibration values due to MOVLW XX instruction at top of memory.

2: See Table 9-2 for Reset value for specific conditions.

3: PIC10F204/206 only.


| TABLE 9-2: RESET CONDITION FOR SPECIAL REGISTERS |
|--|
|--|

| | STATUS Addr: 03h | PCL Addr: 02h |
|---|------------------|---------------|
| Power-on Reset | 00-1 1xxx | 1111 1111 |
| MCLR Reset during normal operation | 000u uuuu | 1111 1111 |
| MCLR Reset during Sleep | 0001 0uuu | 1111 1111 |
| WDT Reset during Sleep | 0000 0uuu | 1111 1111 |
| WDT Reset normal operation | 0000 uuuu | 1111 1111 |
| Wake-up from Sleep on pin change | 1001 Ouuu | 1111 1111 |
| Wake-up from Sleep on comparator change | 0101 Ouuu | 1111 1111 |

Legend: u = unchanged, x = unknown, — = unimplemented bit, read as '0'.

9.3.1 MCLR ENABLE

This configuration bit, when unprogrammed (left in the '1' state), enables the external MCLR function. When programmed, the MCLR function is tied to the internal VDD and the pin is assigned to be a I/O. See Figure 9-1.



9.4 Power-on Reset (POR)

The PIC10F200/202/204/206 devices incorporate an on-chip Power-on Reset (POR) circuitry, which provides an internal chip Reset for most power-up situations.

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the internal POR, program the GP3/MCLR/VPP pin as MCLR and tie through a resistor to VDD, or program the pin as GP3. An internal weak pull-up resistor is implemented using a transistor (refer to Table 12-3 for the pull-up resistor ranges). This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Section 12.0 "Electrical Characteristics" for details.

When the devices start normal operation (exit the Reset condition), device operating parameters (volt-age, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the devices must be held in Reset until the operating parameters are met.

A simplified block diagram of the on-chip Power-on Reset circuit is shown in Figure 9-2.

The Power-on Reset circuit and the Device Reset Timer (see **Section 9.5 "Device Reset Timer (DRT)**") circuit are closely related. On power-up, the Reset latch is set and the DRT is reset. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the Reset latch and thus end the on-chip Reset signal.

A power-up example where MCLR is held low is shown in Figure 9-3. VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of Reset TDRT msec after MCLR goes high.

In Figure 9-4, the on-chip Power-on Reset feature is being used (MCLR and VDD are tied together or the pin is programmed to be GP3). The VDD is stable before the Start-up timer times out and there is no problem in getting a proper Reset. However, Figure 9-5 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses that MCLR is high and when MCLR and VDD actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip may not function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 9-4).

| Note: | When the devices start normal operation (exit the Reset condition), device operat- | | | |
|-------|---|--|--|--|
| | ing parameters (voltage, frequency, | | | |
| | temperature, etc.) must be met to ensure | | | |
| | operation. If these conditions are not met, the device must be held in Reset until the | | | |
| | | | | |
| | operating conditions are met. | | | |

For additional information, refer to Application Notes AN522 *"Power-Up Considerations",* (DS00522) and AN607 *"Power-up Trouble Shooting",* (DS00607).

FIGURE 9-2: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT








FIGURE 9-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR PULLED LOW)









9.5 Device Reset Timer (DRT)

On the PIC10F200/202/204/206 devices, the DRT runs any time the device is powered up.

The DRT operates on an internal oscillator. The processor is kept in Reset as long as the DRT is active. The DRT delay allows VDD to rise above VDD min. and for the oscillator to stabilize.

The on-chip DRT keeps the devices in a Reset condition for approximately 18 ms after MCLR has reached a logic high (VIH MCLR) level. Programming GP3/MCLR/VPP as MCLR and using an external RC network connected to the MCLR input is not required in most cases. This allows savings in cost-sensitive and/ or space restricted applications, as well as allowing the use of the GP3/MCLR/VPP pin as a general purpose input.

The Device Reset Time delays will vary from chip-tochip due to VDD, temperature and process variation. See AC parameters for details.

Reset sources are POR, MCLR, WDT time-out and wake-up on pin change. See Section 9.9.2 "Wake-up from Sleep", Notes 1, 2 and 3.

TABLE 9-3:DRT (DEVICE RESET TIMER
PERIOD)

| Oscillator | POR Reset | Subsequent Resets |
|------------|-----------------|----------------------|
| INTOSC | 18 ms (typical) | 10 μs (typical) |

9.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the internal 4 MHz oscillator. This means that the WDT will run even if the main processor clock has been stopped, for example, by execution of a SLEEP instruction. During normal operation or Sleep, a WDT Reset or wake-up Reset, generates a device Reset.

The \overline{TO} bit (Status<4>) will be cleared upon a Watchdog Timer Reset.

The WDT can be permanently disabled by programming the configuration WDTE as a '0' (see **Section 9.1** "**Configuration Bits**"). Refer to the PIC10F200/202/ 204/206 Programming Specifications to determine how to access the Configuration Word.

9.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the Option register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

9.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device Reset.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum Sleep time before a WDT wake-up Reset.






TABLE 9-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset | Value on All Other Resets |
|---------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------------------------------|---------------------------------|
| N/A | OPTION | GPWU | GPPU | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |

Legend: Shaded boxes = Not used by Watchdog Timer, — = unimplemented, read as '0', u = unchanged.

9.7 Time-out Sequence, Power-down and <u>Wake-up</u> from Sleep Status Bits (TO, PD, GPWUF, CWUF)

The $\overline{\text{TO}}$, $\overline{\text{PD}}$, GPWUF and CWUF bits in the Status register can be tested to determine if a Reset condition has been caused by a Power-up condition, a $\overline{\text{MCLR}}$, Watchdog Timer (WDT) Reset, wake-up on comparator change or wake-up on pin change.

TABLE 9-5: TO, PD, GPWUF, CWUF STATUS AFTER RESET

| CWUF | GPWUF | то | PD | Reset Caused By |
|------|-------|----|----|---|
| 0 | 0 | 0 | 0 | WDT wake-up from Sleep |
| 0 | 0 | 0 | u | WDT time-out (not from Sleep) |
| 0 | 0 | 1 | 0 | MCLR wake-up from Sleep |
| 0 | 0 | 1 | 1 | Power-up |
| 0 | 0 | u | u | MCLR not during Sleep |
| 0 | 1 | 1 | 0 | Wake-up from Sleep on pin change |
| 1 | 0 | 1 | 0 | Wake-up from Sleep on comparator change |


Legend: u = unchanged, x = unknown, --= unimplemented bit, read as '0', q = value depends on condition.


Note 1: <u>The TO</u>, PD, GPWUF and CWUF bits maintain their status (u) until a Reset occurs. A low-pulse on the MCLR input does not change the TO, PD, GPWUF or CWUF status bits.

9.8 Reset on Brown-out

A Brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a Brown-out.

To reset PIC10F200/202/204/206 devices when a Brown-out occurs, external Brown-out protection circuits may be built, as shown in Figure 9-7 and Figure 9-8.







BROWN-OUT PROTECTION CIRCUIT 2





FIGURE 9-9: BROWN-OUT PROTECTION CIRCUIT 3



9.9 Power-down Mode (Sleep)

A device may be powered down (Sleep) and later powered up (wake-up from Sleep).

9.9.1 SLEEP

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the TO bit (Status<4>) is set, the PD bit (Status<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low or high-impedance).

| Note: | A Reset generated by a WDT time-out |
|-------|-------------------------------------|
| | does not drive the MCLR pin low. |

For lowest current consumption while powered down, the T0CKI input should be at VDD or VSs and the GP3/ MCLR/VPP pin must be at a logic high level if MCLR is enabled.

9.9.2 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- An external Reset input on GP3/MCLR/VPP pin, when configured as MCLR.
- 2. A Watchdog Timer time-out Reset (if WDT was enabled).
- 3. A change on input pin GP0, GP1 or GP3 when wake-up on change is enabled.
- 4. A comparator output change has occurred when wake-up on comparator change is enabled.

These events cause a device Reset. The $\overline{\text{TO}}$, $\overline{\text{PD}}$ GPWUF and CWUF bits can be used to determine the cause of device Reset. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up). The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The GPWUF bit indicates a change in state while in Sleep at pins GP0, GP1 or GP3 (since the last file or bit operation on GP port). The CWUF bit indicates a change in the state while in Sleep of the comparator output.

Note: Caution: Right before entering Sleep, read the input pins. When in Sleep, wakeup occurs when the values at the pins change from the state they were in at the last reading. If a wake-up on change occurs and the pins are not read before reentering Sleep, a wake-up will occur immediately even if no pins change while in Sleep mode.

Note: The WDT is cleared when the device wakes from Sleep, regardless of the wakeup source.

9.10 Program Verification/Code Protection

If the code protection bit has not been programmed, the on-chip program memory can be read out for verification purposes.

The first 64 locations and the last location (Reset vector) can be read, regardless of the code protection bit setting.

9.11 ID Locations

Four memory locations are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify.

Use only the lower 4 bits of the ID locations and always program the upper 8 bits as '0's.

9.12 In-Circuit Serial Programming™

The PIC10F200/202/204/206 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware, to be programmed.


The devices are placed into a Program/Verify mode by holding the GP1 and GP0 pins low while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). GP1 becomes the programming clock and GP0 becomes the programming data. Both GP1 and GP0 are Schmitt Trigger inputs in this mode.

After Reset, a 6-bit command is then supplied to the device. Depending on the command, 16 bits of program data are then supplied to or from the device, depending if the command was a Load or a Read. For complete details of serial programming, please refer to the PIC10F200/202/204/206 Programming Specifications.

A typical In-Circuit Serial Programming connection is shown in Figure 9-10.

FIGURE 9-10:

TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



10.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories.

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 12-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands** which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 10-1, while the various opcode fields are summarized in Table 10-1.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

| Mnemonic, | | Description | Cycles | 12-I | Bit Opc | Status | Notes | |
|-----------|------|------------------------------|------------------|--------|---------|--------|----------|-------|
| Opera | ands | Description | Cycles | MSb | | LSb | Affected | Note |
| ADDWF | f, d | Add W and f | 1 | 0001 | 11df | ffff | C, DC, Z | 1, 2, |
| ANDWF | f, d | AND W with f | 1 | 0001 | 01df | ffff | Z | 2, 4 |
| CLRF | f | Clear f | 1 | 0000 | 011f | ffff | Z | 4 |
| CLRW | - | Clear W | 1 | 0000 | 0100 | 0000 | Z | |
| COMF | f, d | Complement f | 1 | 0010 | 01df | ffff | Z | |
| DECF | f, d | Decrement f | 1 | 0000 | 11df | ffff | Z | 2, 4 |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1 ⁽²⁾ | 0010 | 11df | ffff | None | 2, 4 |
| INCF | f, d | Increment f | 1 | 0010 | 10df | ffff | Z | 2, 4 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1 ⁽²⁾ | 0011 | 11df | ffff | None | 2, 4 |
| IORWF | f, d | Inclusive OR W with f | 1 | 0001 | 00df | ffff | Z | 2, 4 |
| MOVF | f, d | Move f | 1 | 0010 | 00df | ffff | Z | 2, 4 |
| MOVWF | f | Move W to f | 1 | 0000 | 001f | ffff | None | 1, 4 |
| NOP | _ | No Operation | 1 | 0000 | 0000 | 0000 | None | |
| RLF | f, d | Rotate left f through Carry | 1 | 0011 | 01df | ffff | С | 2, 4 |
| RRF | f, d | Rotate right f through Carry | 1 | 0011 | 00df | ffff | С | 2, 4 |
| SUBWF | f, d | Subtract W from f | 1 | 0000 | 10df | ffff | C, DC, Z | 1, 2, |
| SWAPF | f, d | Swap f | 1 | 0011 | 10df | ffff | None | 2, 4 |
| XORWF | f, d | Exclusive OR W with f | 1 | 0001 | 10df | ffff | Z | 2, 4 |
| | | BIT-ORIENTED FILE REGIS | STER OPER | ATIONS | | | | |
| BCF | f, b | Bit Clear f | 1 | 0100 | bbbf | ffff | None | 2, 4 |
| BSF | f, b | Bit Set f | 1 | 0101 | bbbf | ffff | None | 2, 4 |
| BTFSC | f, b | Bit Test f, Skip if Clear | 1 ⁽²⁾ | 0110 | bbbf | ffff | None | |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 ⁽²⁾ | 0111 | bbbf | ffff | None | |
| | | LITERAL AND CONTRO | DL OPERATI | ONS | | | | |
| ANDLW | k | AND literal with W | 1 | 1110 | kkkk | kkkk | Z | |
| CALL | k | Call Subroutine | 2 | 1001 | kkkk | kkkk | None | 1 |
| CLRWDT | | Clear Watchdog Timer | 1 | 0000 | 0000 | 0100 | TO, PD | |
| GOTO | k | Unconditional branch | 2 | 101k | kkkk | kkkk | None | |
| IORLW | k | Inclusive OR literal with W | 1 | 1101 | kkkk | kkkk | Z | |
| MOVLW | k | Move literal to W | 1 | 1100 | kkkk | kkkk | None | |
| OPTION | _ | Load Option register | 1 | 0000 | 0000 | 0010 | None | |
| RETLW | k | Return, place Literal in W | 2 | 1000 | kkkk | kkkk | None | |
| SLEEP | _ | Go into Standby mode | 1 | 0000 | 0000 | 0011 | TO, PD | |
| TRIS | f | Load TRIS register | 1 | 0000 | 0000 | Offf | None | 3 |
| XORLW | k | Exclusive OR literal to W | 1 | 1111 | kkkk | kkkk | Z | |

TABLE 10-2: INSTRUCTION SET SUMMARY

2: When an I/O register is modified as a function of itself (e.g. MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

3: The instruction TRIS f, where f = 6, causes the contents of the W register to be written to the tri-state latches of PORTB. A '1' forces the pin to a high-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

| ADDWF | Add W and f |
|------------------|---|
| Syntax: | [label] ADDWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$ |
| Operation: | (W) + (f) \rightarrow (dest) |
| Status Affected: | C, DC, Z |
| Description: | Add the contents of the W register and register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. |

| BCF | Bit Clear f |
|------------------|--|
| Syntax: | [label] BCF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $0 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is cleared. |

| ANDLW | AND literal with W |
|------------------|--|
| Syntax: | [<i>label</i>] ANDLW k |
| Operands: | $0 \le k \le 255$ |
| Operation: | (W).AND. (k) \rightarrow (W) |
| Status Affected: | Z |
| Description: | The contents of the W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register. |

| BSF | Bit Set f |
|------------------|--|
| Syntax: | [label] BSF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $1 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is set. |

| ANDWF | AND W with f |
|------------------|---|
| Syntax: | [label] ANDWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$ |
| Operation: | (W) .AND. (f) \rightarrow (dest) |
| Status Affected: | Z |
| Description: | The contents of the W register are AND'ed with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. |

| BTFSC | Bit Test f, Skip if Clear |
|------------------|--|
| Syntax: | [label] BTFSC f,b |
| Operands: | $0 \le f \le 31$ $0 \le b \le 7$ |
| Operation: | skip if (f) = 0 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruc- tion fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2-cycle instruction. |

| BTFSS | Bit Test f, Skip if Set |
|------------------|---|
| Syntax: | [label] BTFSS f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b < 7 \end{array}$ |
| Operation: | skip if (f) = 1 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '1', then the next instruction is skipped. |
| | If bit 'b' is '1', then the next instruc- tion fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a 2-cycle instruction. |

| CLRW | Clear W |
|------------------|--|
| Syntax: | [label] CLRW |
| Operands: | None |
| Operation: | $\begin{array}{l} 00h \rightarrow (W); \\ 1 \rightarrow Z \end{array}$ |
| Status Affected: | Z |
| Description: | The W register is cleared. Zero bit (Z) is set. |

| CALL | Subroutine Call |
|------------------|--|
| Syntax: | [<i>label</i>] CALL k |
| Operands: | $0 \le k \le 255$ |
| Operation: | $\begin{array}{l} (PC) + 1 \rightarrow \text{Top-of-Stack}; \\ k \rightarrow PC < 7:0 >; \\ (Status < 6:5 >) \rightarrow PC < 10:9 >; \\ 0 \rightarrow PC < 8 > \end{array}$ |
| Status Affected: | None |
| Description: | Subroutine call. First, return address (PC + 1) is pushed onto the stack. The eight-bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from Status<6:5>, PC<8> is cleared. CALL is a two-cycle instruction. |

| CLRWDT | Clear Watchdog Timer |
|------------------|---|
| Syntax: | [label] CLRWDT |
| Operands: | None |
| Operation: | $\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow \underline{WDT} \text{ prescaler (if assigned);} \\ 1 \rightarrow \overline{TO}; \\ 1 \rightarrow \overline{PD} \end{array}$ |
| Status Affected: | TO, PD |
| Description: | The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits \overline{TO} and \overline{PD} are set. |

| CLRF | Clear f |
|------------------|--|
| Syntax: | [label] CLRF f |
| Operands: | $0 \le f \le 31$ |
| Operation: | $\begin{array}{l} 00h \rightarrow (f); \\ 1 \rightarrow Z \end{array}$ |
| Status Affected: | Z |
| Description: | The contents of register 'f' are cleared and the Z bit is set. |

| COMF | Complement f |
|------------------|---|
| Syntax: | [<i>label</i>] COMF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$ |
| Operation: | $(\overline{f}) \rightarrow (dest)$ |
| Status Affected: | Z |
| Description: | The contents of register 'f' are complemented. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. |

| DECF | Decrement f |
|------------------|---|
| Syntax: | [label] DECF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$ |
| Operation: | (f) – 1 \rightarrow (dest) |
| Status Affected: | Z |
| Description: | Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. |

Decrement f, Skip if 0

[label] DECFSZ f,d

(f) $-1 \rightarrow d$; skip if result = 0

The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in

If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle

 $\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$

None

register 'f'.

instruction.

DECFSZ

Syntax:

Operands:

Operation:

Description:

Status Affected:

| INCF | Increment f |
|------------------|---|
| Syntax: | [label] INCF f,d |
| Operands: | $\begin{array}{l} 0\leq f\leq 31\\ d\in \ [0,1] \end{array}$ |
| Operation: | (f) + 1 \rightarrow (dest) |
| Status Affected: | Z |
| Description: | The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. |
| INCFSZ | Increment f, Skip if 0 |
| Syntax: | [label] INCFSZ f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ensuremath{\left[0,1 \right]} \end{array}$ |
| Operation: | (f) + 1 \rightarrow (dest), skip if result = 0 |
| Status Affected: | None |
| Description: | The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '0', then the next |
| | instruction, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle instruction. |

| GOTO | Unconditional Branch |
|------------------|--|
| Syntax: | [<i>label</i>] GOTO k |
| Operands: | $0 \le k \le 511$ |
| Operation: | $k \rightarrow PC<8:0>;$ Status<6:5> $\rightarrow PC<10:9>$ |
| Status Affected: | None |
| Description: | GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from Status<6:5>. GOTO is a two-cycle instruction. |

| IORLW | Inclusive OR literal with W |
|------------------|---|
| Syntax: | [<i>label</i>] IORLW k |
| Operands: | $0 \le k \le 255$ |
| Operation: | (W) .OR. (k) \rightarrow (W) |
| Status Affected: | Z |
| Description: | The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register. |

| IORWF | Inclusive OR W with f |
|------------------|---|
| Syntax: | [label] IORWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ensuremath{\left[0,1 \right]} \end{array}$ |
| Operation: | (W).OR. (f) \rightarrow (dest) |
| Status Affected: | Z |
| Description: | Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. |

| MOVWF | Move W to f |
|------------------|--|
| Syntax: | [<i>label</i>] MOVWF f |
| Operands: | $0 \le f \le 31$ |
| Operation: | $(W) \rightarrow (f)$ |
| Status Affected: | None |
| Description: | Move data from the W register to register 'f'. |

| MOVF | Move f | | | | |
|------------------|--|--|--|--|--|
| Syntax: | [label] MOVF f,d | | | | |
| Operands: | $\begin{array}{l} 0\leq f\leq 31\\ d\in \left[0,1\right] \end{array}$ | | | | |
| Operation: | $(f) \rightarrow (dest)$ | | | | |
| Status Affected: | Z | | | | |
| Description: | The contents of register 'f' are moved to destination 'd'. If 'd' is '0', destination is the W register. If 'd' is '1', the destination is file register 'f'. 'd' = 1 is useful as a test of a file register, since status flag Z is affected. | | | | |

| NOP | No Operation |
|------------------|---------------|
| Syntax: | [label] NOP |
| Operands: | None |
| Operation: | No operation |
| Status Affected: | None |
| Description: | No operation. |

| MOVLW | Move literal to W | | | | | |
|------------------|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] MOVLW k | | | | | |
| Operands: | $0 \le k \le 255$ | | | | | |
| Operation: | $k \rightarrow (W)$ | | | | | |
| Status Affected: | None | | | | | |
| Description: | The eight-bit literal 'k' is loaded into the W register. The don't cares will assembled as '0's. | | | | | |

| OPTION | Load Option Register | | | | |
|------------------|---|--|--|--|--|
| Syntax: | [label] Option | | | | |
| Operands: | None | | | | |
| Operation: | $(W) \rightarrow Option$ | | | | |
| Status Affected: | None | | | | |
| Description: | The content of the W register is loaded into the Option register. | | | | |

| RETLW | Return with literal in W | SLEEP | Enter SLEEP Mode |
|------------------|--|------------------|---|
| Syntax: | [<i>label</i>] RETLW k | Syntax: | [label] SLEEP |
| Operands: | $0 \leq k \leq 255$ | Operands: | None |
| Operation: | $k \rightarrow (W);$ TOS \rightarrow PC | Operation: | 00h \rightarrow WDT; 0 \rightarrow WDT prescaler; |
| Status Affected: | None | | $1 \rightarrow \overline{\text{TO}};$ |
| Description: | The W register is loaded with the | | $0 \rightarrow \overline{PD}$ |
| | eight-bit literal 'k'. The program | Status Affected: | TO, PD, RBWUF |
| | counter is loaded from the top of the stack (the return address). This is a two-cycle instruction. | Description: | Time-out Status bit (TO) is set. The Power-down Status bit (PD) is cleared. RBWUF is unaffected. |
| | | | The WDT and its prescaler are cleared. |
| | | | The processor is put into Sleep mode with the oscillator stopped. |

Rotate Left f through Carry RLF Syntax: [label] RLF f,d $0 \le f \le 31$ Operands: d ∈ [0,1] Operation: See description below Status Affected: С Description: The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'. С register 'f'

| SUBWF | Subtract W from f | | | | |
|------------------|---|--|--|--|--|
| Syntax: | [<i>label</i>] SUBWF f,d | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$ | | | | |
| Operation: | $(f) - (W) \rightarrow (dest)$ | | | | |
| Status Affected: | C, DC, Z | | | | |
| Description: | Subtract (2's complement method) the W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. | | | | |

See Section 9.9 "Power-down Mode (Sleep)" for more details.

| RRF | Rotate Right f through Carry | | | | | | |
|------------------|---|--|--|--|--|--|--|
| Syntax: | [label] RRF f,d | | | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$ | | | | | | |
| Operation: | See description below | | | | | | |
| Status Affected: | С | | | | | | |
| Description: | The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. | | | | | | |
| | C → register 'f' | | | | | | |

| SWAPF | Swap Nibbles in f |
|------------------|--|
| Syntax: | [label] SWAPF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$ |
| Operation: | $(f<3:0>) \rightarrow (dest<7:4>);$ $(f<7:4>) \rightarrow (dest<3:0>)$ |
| Status Affected: | None |
| Description: | The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W register. If 'd' is '1', the result is placed in register 'f'. |

 $0 \leq k \leq 255$

register.

Ζ

(W) .XOR. $k \rightarrow (W)$

The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W

| TRIS | Load TRIS Register | XORWF | Exclusive OR W with f |
|-------------------------|--|------------------|--|
| Syntax: | [label] TRIS f | Syntax: | [<i>label</i>] XORWF f,d |
| Operands: Operation: | f = 6 (W) \rightarrow TRIS register f | Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$ |
| Status Affected: | None | Operation: | (W) .XOR. (f) \rightarrow (dest) |
| Description: | TRIS register 'f' (f = 6 or 7) is | Status Affected: | Z |
| | loaded with the contents of the W register | Description: | Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is |
| XORLW | Exclusive OR literal with W | | stored back in register 'f'. |
| Syntax: | [<i>label</i>] XORLW k | | |

Operands:

Operation:

Description:

Status Affected:

11.0 DEVELOPMENT SUPPORT

The ${\rm PICmicro}^{\circledast}$ microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
 - MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ®
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart®
 - Analog

11.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - mixed assembly and C
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

11.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

11.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

11.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

11.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high-level source debugging with the MPLAB IDE.

11.6 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

11.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

11.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

11.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

11.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

11.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

11.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode.

11.13 MPLAB PM3 Device Programmer

The MPLAB PM3 is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular detachable socket assembly to support various package types. The ICSP[™] cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. MPLAB PM3 connects to the host PC via an RS-232 or USB cable. MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

11.14 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

11.15 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

11.16 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

11.17 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

11.18 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

11.19 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

11.20 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion.

11.21 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

11.22 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

11.23 PICkit[™] 1 Flash Starter Kit

A complete "development system in a box", the PICkit Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User's Guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC[®] Microcontrollers" Handbook and a USB interface cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

11.24 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

11.25 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor


Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits. NOTES:

12.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

| Ambient temperature under bias | 40°C to +125°C |
|--|------------------------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on VDD with respect to Vss | 0 to +6.5V |
| Voltage on MCLR with respect to Vss | |
| Voltage on all other pins with respect to Vss | 0.3V to (VDD + 0.3V) |
| Total power dissipation ⁽¹⁾ | 800 mW |
| Max. current out of Vss pin | 80 mA |
| Max. current into Vod pin | 80 mA |
| Input clamp current, Iк (VI < 0 or VI > VDD) | ±20 mA |
| Output clamp current, IOK (VO < 0 or VO > VDD) | ±20 mA |
| Max. output current sunk by any I/O pin | 25 mA |
| Max. output current sourced by any I/O pin | 25 mA |
| Max. output current sourced by I/O port | 75 mA |
| Max. output current sunk by I/O port | 75 mA |
| Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD $-\Sigma$ | VOH) x IOH} + Σ (VOL x IOL) |

[†]NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



| 12.1 | DC Characteristics: PIC10F200/202/204/206 (Industrial) |
|------|--|
|------|--|

| DC CHARACTERISTICS | | Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) | | | | | |
|--------------------|----------------|---|-------|--------------------|------------|----------|---|
| Param No. | Sym | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
| D001 | Vdd | Supply Voltage | 2.0 | | 5.5 | V | See Figure 12-1 |
| D002 | Vdr | RAM Data Retention Voltage ⁽²⁾ | — | 1.5* | _ | V | Device in Sleep mode |
| D003 | VPOR | VDD Start Voltage to ensure Power-on Reset | — | Vss | _ | V | See Section 9.4 "DC Character- istics" for details |
| D004 | SVDD | VDD Rise Rate to ensure Power-on Reset | 0.05* | _ | _ | V/ms | See Section 9.4 "DC Character- istics" for details |
| D010 | Idd | Supply Current ⁽³⁾ | _ | 170 350 | TBD TBD | μΑ μΑ | Fosc = 4 MHz, VDD = 2.0V Fosc = 4 MHz, VDD = 5.0V |
| D020 | IPD | Power-down Current ⁽⁴⁾ | — | 0.1 | TBD | μΑ | VDD = 2.0V |
| D022 | Δ IWDT | WDT Current ⁽⁴⁾ | | 1.0 | TBD | μΑ | VDD = 2.0V |
| D023 | Δ ICMP | Comparator Current ⁽⁴⁾ | | 15 | TBD | μΑ | VDD = 2.0V |
| D024 | Δ IVREF | Internal Reference Current ⁽⁴⁾ | _ | TBD | TBD | μΑ | VDD = 2.0V |

Legend: TBD = To Be Determined.

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

- **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active Operation mode are: All I/O pins tri-stated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in Sleep mode.
- 4: Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss.

12.2 DC Characteristics: PIC10F200/202/204/206 (Extended)

| DC CHARACTERISTICS | | | Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended) | | | | | |
|--------------------|----------------|---|--|--------------------|------------|----------|---|--|
| Param No. | Sym | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions | |
| D001 | Vdd | Supply Voltage | 2.0 | | 5.5 | V | See Figure 12-1 | |
| D002 | Vdr | RAM Data Retention Voltage ⁽²⁾ | — | 1.5* | — | V | Device in Sleep mode | |
| D003 | VPOR | VDD Start Voltage to ensure Power-on Reset | — | Vss | — | V | See Section 9.4 "DC Character- istics" for details | |
| D004 | SVDD | VDD Rise Rate to ensure Power-on Reset | 0.05* | _ | — | V/ms | See Section 9.4 "DC Character- istics" for details | |
| D010 | Idd | Supply Current ⁽³⁾ | _ | 170 350 | TBD TBD | μΑ μΑ | Fosc = 4 MHz, VDD = 2.0V Fosc = 4 MHz, VDD = 5.0V | |
| D020 | IPD | Power-down Current ⁽⁴⁾ | _ | 0.1 | TBD | μΑ | VDD = 2.0V | |
| D022 | Δ IWDT | WDT Current ⁽⁴⁾ | _ | 1.0 | TBD | μΑ | VDD = 2.0V | |
| D023 | Δ ICMP | Comparator Current ⁽⁴⁾ | — | 15 | TBD | μΑ | VDD = 2.0V | |
| D024 | $\Delta IVREF$ | Internal Reference Current ⁽⁴⁾ | — | TBD | TBD | μΑ | VDD = 2.0V | |

Legend: TBD = To Be Determined.

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are:

All I/O pins tri-stated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

- b) For standby current measurements, the conditions are the same, except that the device is in Sleep mode.
- 4: Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss.

TABLE 12-1: DC CHARACTERISTICS: PIC10F200/202/204/206 (Industrial, Extended)

| DC CHARACTERISTICS | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | |
|--------------------|------|--|--|------|----------|-------|---|--|
| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions | |
| | VIL | Input Low Voltage | | | | | | |
| | | I/O ports: | | | | | | |
| D030 | | with TTL buffer | Vss | — | 0.8V | V | For all $4.5 \le VDD \le 5.5V$ | |
| D030A | | | Vss | — | 0.15 Vdd | V | Otherwise | |
| D031 | | with Schmitt Trigger buffer | Vss | — | 0.15 Vdd | V | | |
| D032 | | MCLR, TOCKI | Vss | — | 0.15 Vdd | V | | |
| | Vін | Input High Voltage | | | | | | |
| | | I/O ports: | | — | | | | |
| D040 | | with TTL buffer | 2.0 | _ | Vdd | V | $4.5 \le VDD \le 5.5V$ | |
| D040A | | | 0.25 Vdd + 0.8 Vdd | — | Vdd | V | Otherwise | |
| D041 | | with Schmitt Trigger buffer | 0.85 Vdd | — | Vdd | V | For entire VDD range | |
| D042 | | MCLR, TOCKI | 0.85 Vdd | — | Vdd | V | | |
| D070 | IPUR | GPIO weak pull-up current ⁽³⁾ | TBD | 250 | TBD | μΑ | VDD = 5V, VPIN = VSS | |
| | ١L | Input Leakage Current ^(1, 2) | | | | | | |
| D060 | | I/O ports | — | _ | ± 1 | μΑ | Vss \leq VPIN \leq VDD, Pin at high-impedance | |
| D061 | | GP3/MCLR ⁽⁴⁾ | — | — | ± 30 | μA | $Vss \le VPIN \le VDD$ | |
| D061A | | GP3/MCLR ⁽⁵⁾ | — | — | ± 5 | μΑ | $Vss \le VPIN \le VDD$ | |
| | | Output Low Voltage | | | | | | |
| D080 | | I/O ports | _ | — | 0.6 | V | IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C | |
| D080A | | | — | — | 0.6 | V | IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C | |
| | | Output High Voltage | | | | | | |
| D090 | | I/O ports ⁽²⁾ | Vdd - 0.7 | _ | _ | V | IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C | |
| D090A | | | Vdd - 0.7 | _ | — | V | IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C | |
| | | Capacitive Loading Specs on Output Pins | | | | | | |
| D101 | | All I/O pins | _ | — | 50* | pF | | |

Legend: TBD = To Be Determined.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

* These parameters are for design guidance only and are not tested.

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 2: Negative current is defined as coming out of the pin.
- 3: Does not include GP3. For GP3 see parameters D061 and D061A.
- 4: This specification applies to GP3/MCLR configured as external MCLR and GP3/MCLR configured as input with internal pull-up enabled.

5: <u>This specification applies when GP3/MCLR</u> is configured as an input with pull-up disabled. The leakage current of the MCLR circuit is higher than the standard I/O logic.

TABLE 12-2: COMPARATOR SPECIFICATIONS

| Operating Conditions: 2.0V < VDD <5.5V, -40°C < TA < +125°C, unless otherwise stated. | | | | | | | |
|---|--------|---|-----|------|------------|-------|-----------------------------------|
| Param No. | Sym | Characteristics | Min | Тур | Мах | Units | Comments |
| D300 | VIOFF | Input Offset Voltage | — | ±5.0 | TBD | mV | |
| D301 | VICM | Input Common Mode Voltage | 0 | _ | Vdd - 1.5* | V | |
| D302 | CMRR | Common Mode Rejection Ratio | 55* | _ | | db | |
| D303 | TRESP | Response Time ⁽¹⁾ | — | 300 | TBD | ns | VDD = 3.0V to 5.5V, -40° to +85°C |
| D304 | Тмс2оv | Comparator Mode Change to Output Valid | _ | 300 | TBD | ns | |
| D305 | Vivrf | Internal Reference Voltage | TBD | 0.6 | TBD | V | TBD |

Legend: TBD = To Be Determined.

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2 while the other input transitions from Vss to VDD.

| TABLE 12-3: | PULL-UP RESISTOR RANGES – PIC10F200/202/204/206 |
|-------------|---|
| | |

| VDD (Volts) | Temperature (°C) | Min | Тур | Мах | Units |
|-------------|------------------|-----|-----|-----|-------|
| GP0/GP1 | | | | | |
| 2.0 | -40 | TBD | TBD | TBD | Ω |
| | 25 | TBD | TBD | TBD | Ω |
| | 85 | TBD | TBD | TBD | Ω |
| | 125 | TBD | TBD | TBD | Ω |
| 5.5 | -40 | TBD | TBD | TBD | Ω |
| | 25 | TBD | TBD | TBD | Ω |
| | 85 | TBD | TBD | TBD | Ω |
| | 125 | TBD | TBD | TBD | Ω |
| GP3 | | | | | |
| 2.0 | -40 | TBD | TBD | TBD | Ω |
| | 25 | TBD | TBD | TBD | Ω |
| | 85 | TBD | TBD | TBD | Ω |
| | 125 | TBD | TBD | TBD | Ω |
| 5.5 | -40 | TBD | TBD | TBD | Ω |
| | 25 | TBD | TBD | TBD | Ω |
| | 85 | TBD | TBD | TBD | Ω |
| | 125 | TBD | TBD | TBD | Ω |

Legend: TBD = To Be determined.

* These parameters are characterized but not tested.

12.3 Timing Parameter Symbology and Load Conditions – PIC10F200/202/204/206


The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS

| 2. Tpp5 | | | |
|---------|--|-------|----------------|
| т | | | |
| F F | requency | T Tim | e |
| Lower | case subscripts (pp) and their meanings: | | |
| рр | | | |
| 2 | to | mc | MCLR |
| ck | CLKOUT | osc | Oscillator |
| су | Cycle time | os | OSC1 |
| drt | Device Reset Timer | tO | TOCKI |
| io | I/O port | wdt | Watchdog Timer |
| Upper | case letters and their meanings: | | |
| S | | | |
| F | Fall | Р | Period |
| Н | High | R | Rise |
| I | Invalid (high-impedance) | V | Valid |
| L | Low | Z | High-impedance |

FIGURE 12-2: LOAD CONDITIONS – PIC10F200/202/204/206



| AC CHARACTERISTICS | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | |
|--------------------|------|---------------------------------|--|-----|------|-----|-------|---|
| Param No. | Sym | Characteristic | Freq Tolerance | Min | Тур† | Max | Units | Conditions |
| F10 | Fosc | Internal Calibrated | ±1% | TBD | 4.00 | TBD | MHz | VDD and Temperature TBD |
| | | INTOSC Frequency ⁽¹⁾ | ± 2% | TBD | 4.00 | TBD | MHz | $2.5V \le VDD \le 5.5V$ Temperature TBD |
| | | | ± 5% | TBD | 4.00 | TBD | MHz | $\begin{array}{l} 2.0V \leq V \text{DD} \leq 5.5V \\ -40^\circ C \leq T \text{A} \leq +85^\circ \text{C} \text{ (industrial)} \\ -40^\circ C \leq T \text{A} \leq +125^\circ \text{C} \text{ (extended)} \end{array}$ |


TABLE 12-4: CALIBRATED INTERNAL RC FREQUENCIES - PIC10F200/202/204/206

Legend: TBD = To Be Determined.

* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 µF and 0.01 µF values in parallel are recommended.






TABLE 12-5: RESET, WATCHDOG TIMER AND DEVICE RESET TIMER - PIC10F200/202/204/206

| AC CHARACTERISTICS | | | | Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)Operating Voltage VDD range is described in Section 12.1 "DCCharacteristics" | | | | | |
|--------------------|------|--|----------|--|------------|----------|--|--|--|
| Param No. | Sym | Characteristic | Min | Тур ⁽¹⁾ | Max | Units | Conditions | | |
| 30 | ТмсL | MCLR Pulse Width (low) | 2000* | _ | _ | ns | VDD = 5.0V | | |
| 31 | Twdt | Watchdog Timer Time-out Period (no prescaler) | 9* 9* | 18* 18* | 30* 40* | ms ms | VDD = 5.0V (Industrial) VDD = 5.0V (Extended) | | |
| 32 | Tdrt | Device Reset Timer Period ⁽²⁾ | 9* 9* | 18* 18* | 30* 40* | ms ms | VDD = 5.0V (Industrial) VDD = 5.0V (Extended) | | |
| 34 | Tioz | I/O High-impedance from MCLR low | — | — | 2000* | ns | | | |

These parameters are characterized but not tested.

*

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 12-4: TIMER0 CLOCK TIMINGS – PIC10F200/202/204/206




TABLE 12-6: TIMER0 CLOCK REQUIREMENTS - PIC10F200/202/204/206

| AC CHA | ARACT | ERISTICS | Operating Temp Operating Volta | Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial) $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (extended)Operating Voltage VDD range is described inSection 12.1 "DC Characteristics". | | | | | | |
|--------------|-------|------------------|-----------------------------------|---|--------------------|-----|-------|--|--|--|
| Param No. | Sym | Characte | eristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions | | |
| 40 | Tt0H | T0CKI High Pulse | No Prescaler | 0.5 Tcy + 20* | | — | ns | | | |
| | | Width | With Prescaler | 10* | — | | ns | 1 | | |
| 41 | Tt0L | T0CKI Low Pulse | No Prescaler | 0.5 TCY + 20* | — | — | ns | | | |
| | | Width | With Prescaler | 10* | — | _ | ns | | | |
| 42 | Tt0P | T0CKI Period | | 20 or Tcy + 40* N | _ | — | ns | Whichever is greater. N = Prescale Value (1, 2, 4,, 256) | | |

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:

13.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

Graphs and charts are not available at this time.

© 2004 Microchip Technology Inc.

NOTES:

14.0 PACKAGING INFORMATION


14.1 Package Marking Information

| 6-Lead SC | DT-23 |
|-----------|-------|
| XXNN | |
| 0 | |

8-Lead PDIP (300 mil)









| Legend | I: XXX Y YY WW NNN | Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code |
|--------|--------------------------------|---|
| Note: | be carried | nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters her specific information. |


* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


© 2004 Microchip Technology Inc.

6-Lead Plastic Small Outline Transistor (CH or OT) (SOT-23)











| | Units | INCHES* | | | MILLIMETERS | | | |
|----------------------------|--------|---------|------|------|-------------|------|------|--|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX | |
| Number of Pins | n | | 6 | | | 6 | | |
| Pitch | р | | .038 | | | 0.95 | | |
| Outside lead pitch (basic) | p1 | | .075 | | | 1.90 | | |
| Overall Height | Α | .035 | .046 | .057 | 0.90 | 1.18 | 1.45 | |
| Molded Package Thickness | A2 | .035 | .043 | .051 | 0.90 | 1.10 | 1.30 | |
| Standoff | A1 | .000 | .003 | .006 | 0.00 | 0.08 | 0.15 | |
| Overall Width | Е | .102 | .110 | .118 | 2.60 | 2.80 | 3.00 | |
| Molded Package Width | E1 | .059 | .064 | .069 | 1.50 | 1.63 | 1.75 | |
| Overall Length | D | .110 | .116 | .122 | 2.80 | 2.95 | 3.10 | |
| Foot Length | L | .014 | .018 | .022 | 0.35 | 0.45 | 0.55 | |
| Foot Angle | φ | 0 | 5 | 10 | 0 | 5 | 10 | |
| Lead Thickness | С | .004 | .006 | .008 | 0.09 | 0.15 | 0.20 | |
| Lead Width | В | .014 | .017 | .020 | 0.35 | 0.43 | 0.50 | |
| Mold Draft Angle Top | α | 0 | 5 | 10 | 0 | 5 | 10 | |
| Mold Draft Angle Bottom | β | 0 | 5 | 10 | 0 | 5 | 10 | |


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.

8-Lead Plastic Dual In-line (P) – 300 mil (PDIP)







| | Units | | INCHES* | | | MILLIMETERS | | |
|----------------------------|------------|------|---------|------|------|-------------|-------|--|
| Dimens | ion Limits | MIN | NOM | MAX | MIN | NOM | MAX | |
| Number of Pins | n | | 8 | | | 8 | | |
| Pitch | р | | .100 | | | 2.54 | | |
| Top to Seating Plane | А | .140 | .155 | .170 | 3.56 | 3.94 | 4.32 | |
| Molded Package Thickness | A2 | .115 | .130 | .145 | 2.92 | 3.30 | 3.68 | |
| Base to Seating Plane | A1 | .015 | | | 0.38 | | | |
| Shoulder to Shoulder Width | Е | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 | |
| Molded Package Width | E1 | .240 | .250 | .260 | 6.10 | 6.35 | 6.60 | |
| Overall Length | D | .360 | .373 | .385 | 9.14 | 9.46 | 9.78 | |
| Tip to Seating Plane | L | .125 | .130 | .135 | 3.18 | 3.30 | 3.43 | |
| Lead Thickness | С | .008 | .012 | .015 | 0.20 | 0.29 | 0.38 | |
| Upper Lead Width | B1 | .045 | .058 | .070 | 1.14 | 1.46 | 1.78 | |
| Lower Lead Width | В | .014 | .018 | .022 | 0.36 | 0.46 | 0.56 | |
| Overall Row Spacing | § eB | .310 | .370 | .430 | 7.87 | 9.40 | 10.92 | |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 | |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 | |

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-001 Drawing No. C04-018

© 2004 Microchip Technology Inc.

NOTES:

INDEX

| Α | |
|-----------------------|----|
| ALU | |
| Assembler | |
| MPASM Assembler | 59 |
| В | |
| Block Diagram | |
| On-Chip Reset Circuit | |

| Timer0 | |
|------------------------------|--|
| TMR0/WDT Prescaler | |
| Watchdog Timer | |
| Brown-Out Protection Circuit | |

С

| C Compilers | |
|--------------------|----|
| MPLAB C17 | 60 |
| MPLAB C18 | 60 |
| MPLAB C30 | 60 |
| Carry | 9 |
| Clocking Scheme | |
| Code Protection | |
| Comparator | |
| Comparator Module | |
| Configuration | |
| Interrupts | |
| Operation | |
| Reference | |
| Configuration Bits | 41 |

D

| DC and AC Characteristics | 75 |
|------------------------------|----|
| Demonstration Boards | |
| PICDEM 1 | 62 |
| PICDEM 17 | 63 |
| PICDEM 18R | 63 |
| PICDEM 2 Plus | |
| PICDEM 3 | |
| PICDEM 4 | 62 |
| PICDEM LIN | 63 |
| PICDEM USB | 63 |
| PICDEM.net Internet/Ethernet | 62 |
| Development Support | |
| Digit Carry | 9 |
| | |

Е

| Errata | 3 |
|----------------------------------|----|
| Evaluation and Programming Tools | 63 |

F

| Family of Devices | |
|------------------------|--|
| PIC10F200/202/204/2065 | |
| G | |

| 0 | |
|------|--|
| GPIO | |

| I |
|--|
| I/O Interfacing |
| I/O Ports |
| I/O Programming Considerations |
| ID Locations 41, 50 |
| INDF |
| Indirect Data Addressing 23 |
| Instruction Cycle 13 |
| Instruction Flow/Pipelining |
| Instruction Set Summary 52 |
| L |
| Loading of PC 22 |
| Μ |
| Memory Organization |
| Data Memory 16 |
| Program Memory (PIC10F200/204) 15 |
| Program Memory (PIC10F202/206) 16 |
| MPLAB ASM30 Assembler, Linker, Librarian 60 |
| MPLAB ICD 2 In-Circuit Debugger 61 |
| MPLAB ICE 2000 High-Performance Universal |
| In-Circuit Emulator61 |
| MPLAB ICE 4000 High-Performance Universal |
| In-Circuit Emulator |
| MPLAB Integrated Development Environment Software 59 |
| MPLAB PM3 Device Programmer |
| MPLINK Object Linker/MPLIB Object Librarian |
| |

0

| Option Register | 20 |
|---------------------------|----|
| OSCCAL Register | |
| Oscillator Configurations | 42 |
| Oscillator Types | |
| HS | 42 |
| LP | 42 |

Ρ

| PIC10F200/202/204/206 Device Varieties PICkit 1 Flash Starter Kit | |
|--|----|
| PICSTART Plus Development Programmer POR | 62 |
| Device Reset Timer (DRT) PD | |
| Power-on Reset (POR) TO | 41 |
| Power-down Mode | 49 |
| Prescaler | |
| PRO MATE II Universal Device Programmer Program Counter | |
| Q | |
| Q cycles | 13 |
| R | |
| Read-Modify-Write | |
| | |

| Read-Modify-Write | |
|--------------------|----|
| Register File Map | |
| PIC10F200/204 | |
| PIC10F202/206 | 17 |
| Registers | |
| Special Function | |
| Reset | 41 |
| Reset on Brown-Out | 48 |
| | |

PIC10F200/202/204/206

S

| Sleep | 41, 49 |
|----------------------------------|--------|
| Software Simulator (MPLAB SIM) | 60 |
| Software Simulator (MPLAB SIM30) | 60 |
| Special Features of the CPU | |
| Special Function Registers | 18 |
| Stack | 22 |
| Status Register | 9, 19 |
| T | |

T

| limeru | | |
|--|----------|---|
| Timer0 | . 29, 33 | 3 |
| Timer0 (TMR0) Module | . 29, 33 | 3 |
| TMR0 with External Clock | . 30, 34 | ł |
| Timing Parameter Symbology and Load Conditions | 71 | |
| TRIS Registers | | ; |
| W | | |
| Wake-up from Sleep | 49 |) |
| Watchdog Timer (WDT) | | |
| Period | | 5 |
| Programming Considerations | 46 | 5 |
| WWW, On-Line Support | 3 | 3 |
| Z | | |
| Zero bit | g |) |

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as $Netscape^{(\!R\!)}$ or $Microsoft^{(\!R\!)}$

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

| To: | Technical Publications Manager | Total Pages Sent |
|------|--|--|
| RE: | Reader Response | |
| Fror | n: Name | |
| | | |
| | | |
| | | |
| | Telephone: () | FAX: () |
| Арр | lication (optional): | |
| Wou | Ild you like a reply?YN | |
| Dev | ice: PIC10F200/202/204/206 | Literature Number: DS41239A |
| Que | stions: | |
| 1. | What are the best features of this do | cument? |
| | | |
| | | |
| 2. | How does this document meet your | hardware and software development needs? |
| | | |
| | | |
| 3. | Do you find the organization of this o | locument easy to follow? If not, why? |
| | | |
| | | |
| 4. | What additions to the document do y | ou think would enhance the structure and subject? |
| | | |
| | | |
| 5. | What deletions from the document c | ould be made without affecting the overall usefulness? |
| | | |
| | | |
| 6. | Is there any incorrect or misleading i | nformation (what and where)? |
| | | |
| 7 | | |
| 7. | How would you improve this docume | |
| | | |
| | | |

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | | Examples: |
|-------------------|--|---|
| Device | Temperature Package Pattern Range | a) PIC10F200-I/PG = Industrial temp., PDIP package (Pb-free) b) PIC10F202T-E/OTG = Extended temp., SOT-23 package (Pb-free), Tape and Reel |
| Device | PIC10F200 PIC10F202 PIC10F204 PIC10F206 PIC10F200T (Tape & Reel) PIC10F202T (Tape & Reel) PIC10F204T (Tape & Reel) PIC10F206T (Tape & Reel) | |
| Temperature Range | I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended) | |
| Package | PG = 300 mil PDIP (Pb-free) OTG = SOT-23, 6-LD (Pb-free) | |
| Pattern | Special Requirements | |
| Note: Tape a | and Reel available for only the following packages: SOT-23. | |



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

San Jose 1300 Terra Bella Avenue Mountain View, CA 94043 Tel: 650-215-1444 Fax: 650-961-0286

Toronto 6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Unit 706B Wan Tai Bei Hai Bldg. No. 6 Chaoyangmen Bei Str. Beijing, 100027, China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033. China Tel: 86-755-82901380 Fax: 86-755-8295-1393 China - Shunde

Room 401, Hongjian Building, No. 2 Fengxiangnan Road, Ronggui Town, Shunde District, Foshan City, Guangdong 528303, China Tel: 86-757-28395507 Fax: 86-757-28395571 China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd.

Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India **Divyasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-22290061 Fax: 91-80-22290062

Japan

Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Singapore 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45-4420-9895 Fax: 45-4420-9910 France Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy

Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611

Fax: 39-0331-466781 Netherlands

Waegenburghtplein 4

NL-5152 JR, Drunen, Netherlands Tel: 31-416-690399 Fax: 31-416-690340 United Kingdom

505 Eskdale Road

Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

05/28/04

Preliminarv