

November 1996 Revised August 2004

NC7SZ66

TinyLogic® Low Voltage UHS Single SPST Normally Open Bus Switch

General Description

The NC7SZ66 is a ultra high-speed (UHS) CMOS compatible single-pole/single-throw (SPST) bus switch. The LOW On Resistance of the switch allows inputs to be connected to outputs with minimal propagation delay and without generating additional ground bounce noise. The device is organized as a 1-bit switch with a switch enable (OE) signal. When OE is HIGH, the switch is on and Port A is connected to Port B. When OE is LOW, the switch is open and a high-impedance state exists between the two ports.


Features

- Space saving SOT23 or SC70 5-lead package
- Ultra small MicroPak™ leadless package
- Broad V_{CC} Operating Range 1.65V–5.5V
- Rail-to-rail signal handling
- \blacksquare 5Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control input compatible with CMOS input levels

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ66M5X	MA05B	7Z66	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7SZ66P5X	MAA05A	Z66	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel
NC7SZ66L6X	MAC06	EE	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

Logic Symbol



Pin Descriptions


Pin Names	Description
OE	Switch Enable Input
Α	Bus A I/O
В	Bus B I/O
NC	No Connect

Function Table

OE	B ₀	Function
L	HIGH-Z State	Disconnect
Н	A ₀	Connect


 $\label{eq:total_cond} \mbox{TinyLogic@ is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MicroPak}^{\tiny TM} \mbox{ is a trademark of Fairchild Semiconductor Corporation.} \\$

Connection Diagrams



(Top View)

Pad Assignment for MicroPak



(Top Through View)

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions (Note 3)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S)	$-0.5V$ to V_{CC} +0.5V
DC Input Voltage (V _{IN}) (Note 2)	-0.5V to $+7.0V$
DC Input Diode Current	

 $\begin{array}{lll} \text{(I_{IK}) V_{IN} < 0V } & -50 \text{ mA} \\ \text{DC Output (I_{OUT}) Sink Current} & 128 \text{ mA} \\ \text{DC V}_{\text{CC}}\text{/GND Current ($I_{\text{CC}}\text{/}I_{\text{GND}}$)} & \pm 100 \text{ mA} \\ \end{array}$

Storage Temperature Range

(T_{STG}) -65°C to +150°C

Junction Lead Temperature

under Bias (T_J)
Junction Lead Temperature (T_L)

(Soldering, 10 Seconds) +260°C

Power Dissipation (PD) @ +85°C

 SOT23-5
 200 mW

 SC70-5
 150 mW

conditions (Note 3)

 $\begin{array}{lll} \mbox{Power Supply Operating (V_{CC})} & 1.65 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Control Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Switch Input Voltage (V_{IN})} & 0 \mbox{V to V_{CC}} \\ \mbox{Switch Output Voltage (V_{OUT})} & 0 \mbox{V to V_{CC}} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

 $\label{eq:control} \begin{tabular}{ll} Control Input; $V_{CC} = 2.3V-3.6V$ & 0 ns/V to 10 ns \\ Control Input; $V_{CC} = 4.5-5.5V$ & 0 ns/V to 5 ns \\ Switch I/O & 0 ns/V to DC \\ \end{tabular}$

 $-40^{\circ}C$ to $+85^{\circ}C$

Operating Temperature (T_A) Thermal Resistance (θ_{JA})

for actual device operation.

 SOT23-5
 300°C/Watt

 SC70-5
 425°C/Watt

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

		V _{CC}	T _A = -	-40°C to +	85°C		T _A = +25°C	;		Conditions
Symbol	Parameter	(V)	Min	Typ (Note 5)	Max	Min	Тур	Max	Units	
V _{IH}	HIGH Level	1.65 to 1.95	0.75 V _{CC}						V	
	Input Voltage	2.3 to 5.5	0.7 V _{CC}						Ī	
V _{IL}	LOW Level	1.65 to 1.95			0.25 V _{CC}				V	
	Input Voltage	2.3 to 5.5			0.3 V _{CC}				T *	
I _{IN}	Control Input Leakage Current	0 to 5.5		±0.05	±1.0				μА	0 ≤ V _{IN} ≤ 5.5V
I _{OFF}	OFF Leakage Current	1.65 to 5.5		±0.05	±10.0				μΑ	$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance			3	7					$V_{IN} = 0V$, $I_{IN} = 30 \text{ mA}$
	(Note 4)	4.5		5	12					$V_{IN} = 2.4V$, $I_{IN} = 15 \text{ mA}$
				7	15					V _{IN} = 4.5V, I _{IN} = 30 mA
		3.0		4	9					V _{IN} = 0V, I _{IN} = 24 mA
		3.0		10	20				Ω	$V_{IN} = 3V$, $I_{IN} = 24$ mA
		2.3		5	12					$V_{IN} = 0V$, $I_{IN} = 8$ mA
		2.0		13	30					$V_{IN} = 2.3V, I_{IN} = 8 \text{ mA}$
		1.8		7	28					$V_{IN} = 0V$, $I_{IN} = 4$ mA
		1.0		25	60					$V_{IN} = 1.8V, I_{IN} = 4 \text{ mA}$
R _{flat}	On Resistance Flatness	5.0					6			$I_A = -30 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
	(Note 4)(Note 6)(Note 7)	3.3					12		Ω	$I_A = -24 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
		2.5					28		1	$I_A = -8 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
		1.8					125			$I_A = -4 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
I _{CC}	Quiescent Supply Current	1.65 to 5.5		0.05	10				μА	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0$

+150°C

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 5: All typical values are at the specified $V_{CC},$ and $T_A=25^{\circ}C.$

Note 6: Parameter is characterized but not tested in production.

Note 7: Flatness is defined as the difference between the maximum and minimum value of On Resistance over the specified range of conditions.

AC Electrical Characteristics

			T _A =	-40°C to +8	5°C,			
Symbol	Parameter	v _{cc}	C_L = 50 pF, RU= RD = 500 Ω			Units	Conditions	Figure
		(V)	Min	Typ (Note 8)	Max			Number
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus	1.65 to 1.95			4.3			
	(Note 9)	2.3-2.7			1.2	ns	V _{IN} = OPEN	Figures
		3.0-3.6			0.8	ns	1	1, 2
		4.5-5.5			0.3	ns		
t _{PZL} , t _{PZH}	Output Enable Time	1.65 to 1.95	1.5	7.0	14.2			
		2.3-2.7	1.5	3.3	7.0	ns	$V_{IN} = 2 \times V_{CC}$ for t_{PZL}	Figures
		3.0-3.6	1.5	2.4	5.5	ns	$V_{IN} = 0V$ for t_{PZH}	1, 2
		4.5-5.5	1.5	2.0	4.5	ns	1	
t _{PLZ} , t _{PHZ}	Output Disable Time	1.65 to 1.95	1.5	9.2	18.2			
		2.3-2.7	1.5	5.3	9.0	ns	V _{IN} = 2 x V _{CC} for t _{PLZ}	Figures
		3.0-3.6	1.5	4.0	7.0	ns	$V_{IN} = 0V$ for t_{PHZ}	1, 2
		4.5-5.5	1.5	2.7	5.0	ns		


Note 8: All typical values are at the specified $V_{CC},$ and $T_A=25\,^{\circ}C.$

Note 9: This parameter is guaranteed by design but is not tested. The switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance

Symbol Parameter		Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	2		pF	$V_{CC} = 0V$
C _{I/O}	Input/Output Capacitance	6		pF	V _{CC} = 5.0V

AC Loading and Waveforms



Input driven by 50Ω source terminated in 50Ω

 \mathbf{C}_{L} includes load and stray capacitance.

Input PRR = 1.0 MHz; $t_w = 500 \text{ ns}$

FIGURE 1. AC Test Circuit





FIGURE 2. AC Waveforms

Tape and Reel Specification

TAPE FORMAT for SOT23 and SC70


Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
M5X, P5X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)






SECTION A-A




BEND RADIUS NOT TO SCALE


Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-5	8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004
		(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8 ± 0.1)
SOT22 F	0 mm	0.130	0.130	0.138 ± 0.002	0.055 ± 0.004	0.157	0.315 ± 0.012
SOT23-5	8 mm	(3.3)	(3.3)	(3.5 ± 0.05)	(1.4 ± 0.11)	(4)	(8 ± 0.3)

Tape and Reel Specification (Continued) TAPE FORMAT for MicroPak Package Tape Number Cavity Cover Tape Status Designator Section Cavities Status Leader (Start End) Sealed 125 (typ) Empty L6X Carrier 5000 Filled Sealed Trailer (Hub End) 75 (typ) **Empty** Sealed TAPE DIMENSIONS inches (millimeters) 8.00 ^{+0.30} -0.10 3.50±0.05 1.15±0.05 В ø 0.50 ±0.05 SECTION B-B SCALE:10X DIRECTION OF FEED 0.254±0.020 Г 0.70±0.05 -1.60±0.05 SECTION A-A **REEL DIMENSIONS** inches (millimeters) TAPE SLOT DETAIL X DETAIL X SCALE: 3X W1 Tape В С D Ν W2 W3 Size 0.331 + 0.059/-0.000 W1 + 0.078/-0.039 7.0 0.059 0.512 0.795 2.165 0.567 8 mm (177.8)(1.50)(13.00)(20.20)(55.00)(8.40 + 1.50 / -0.00)(W1 + 2.00/-1.00)(14.40)





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com