

# LM3S101 Microcontroller

DATA SHEET

Copyright © 2007 Luminary Micro, Inc.

DS-LM3S101-1972

## Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007 Luminary Micro, Inc. All rights reserved. Stellaris, Luminary Micro, and the Luminary Micro logo are registered trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com







LUMINARY MICRO<sup>™</sup>

## **Table of Contents**

About	This Document	14
Audien	ce	14
About <sup>-</sup>	This Manual	14
Related	d Documents	14
Docum	entation Conventions	14
1	Architectural Overview	16
1.1	Product Features	
1.2	Target Applications	20
1.3	High-Level Block Diagram	20
1.4	Functional Overview	21
1.4.1	ARM Cortex™-M3	21
1.4.2	Motor Control Peripherals	21
1.4.3	Analog Peripherals	22
1.4.4	Serial Communications Peripherals	22
1.4.5	System Peripherals	23
1.4.6	Memory Peripherals	24
1.4.7	Additional Features	24
1.4.8	Hardware Details	25
1.4.9	System Block Diagram	26
2	ARM Cortex-M3 Processor Core	27
2.1	Block Diagram	
2.2	Functional Description	
2.2.1	Serial Wire and JTAG Debug	
2.2.2	Embedded Trace Macrocell (ETM)	
2.2.3	Trace Port Interface Unit (TPIU)	
2.2.4	ROM Table	
2.2.5	Memory Protection Unit (MPU)	29
2.2.6	Nested Vectored Interrupt Controller (NVIC)	
3	Memory Map	
4	Interrupts	35
5	JTAG Interface	
5.1	Block Diagram	
5.2	Functional Description	
5.2.1	JTAG Interface Pins	
5.2.2	JTAG TAP Controller	
5.2.3	Shift Registers	
5.2.4	Operational Considerations	
5.3	Initialization and Configuration	
5.4	Register Descriptions	
5.4.1	Instruction Register (IR)	
5.4.2	Data Registers	
6	System Control	
<b>6</b> .1	Functional Description	
6.1.1	Device Identification	
0.1.1		71

6.1.2	Reset Control	47
6.1.3	Power Control	
6.1.4	Clock Control	
6.1.5	System Control	
6.2	Initialization and Configuration	
6.3	Register Map	
6.4	Register Descriptions	
7	Internal Memory	
7.1 7.2	Block Diagram	
7.2 7.2.1	Functional Description	
7.2.1	SRAM Memory Flash Memory	
7.3	Flash Memory Initialization and Configuration	
7.3.1	Changing Flash Protection Bits	
7.3.2	Flash Programming	
7.4	Register Map	
7.5	Flash Register Descriptions (Flash Control Offset)	
7.6	Flash Register Descriptions (System Control Offset)	
8	General-Purpose Input/Outputs (GPIOs)	113
8.1	Block Diagram	
8.2	Functional Description	114
8.2.1	Data Control	115
8.2.2	Interrupt Control	
8.2.3	Mode Control	
8.2.4	Pad Control	
8.2.5	Identification	
8.3	Initialization and Configuration	
8.4 8.5	Register Map Register Descriptions	
<b>9</b> 9.1	General-Purpose Timers	
9.1 9.2	Block Diagram Functional Description	
9.2 9.2.1	GPTM Reset Conditions	
9.2.2	32-Bit Timer Operating Modes	
9.2.3	16-Bit Timer Operating Modes	
9.3	Initialization and Configuration	
9.3.1	32-Bit One-Shot/Periodic Timer Mode	
9.3.2	32-Bit Real-Time Clock (RTC) Mode	160
9.3.3	16-Bit One-Shot/Periodic Timer Mode	
9.3.4	16-Bit Input Edge Count Mode	
9.3.5	16-Bit Input Edge Timing Mode	
9.3.6	16-Bit PWM Mode	
9.4	Register Map	
9.5	Register Descriptions	
10	Watchdog Timer	
10.1	Block Diagram	
10.2	Functional Description	188

10.3	Initialization and Configuration	189
10.4	Register Map	189
10.5	Register Descriptions	190
11	Universal Asynchronous Receivers/Transmitters (UARTs)	211
11.1	Block Diagram	212
11.2	Functional Description	212
11.2.1	Transmit/Receive Logic	212
11.2.2	Baud-Rate Generation	213
11.2.3	Data Transmission	214
11.2.4	FIFO Operation	214
11.2.5	Interrupts	214
11.2.6	Loopback Operation	215
11.3	Initialization and Configuration	215
11.4	Register Map	216
11.5	Register Descriptions	217
12	Synchronous Serial Interface (SSI)	249
12.1	Block Diagram	249
12.2	Functional Description	249
12.2.1	Bit Rate Generation	250
12.2.2	FIFO Operation	250
12.2.3	Interrupts	250
12.2.4	Frame Formats	251
12.3	Initialization and Configuration	258
12.4	Register Map	259
12.5	Register Descriptions	260
13	Analog Comparators	286
13.1	Block Diagram	
13.2	Functional Description	286
13.2.1	Internal Reference Programming	288
13.3	Initialization and Configuration	289
13.4	Register Map	289
13.5	Register Descriptions	290
14	Pin Diagram	298
15	Signal Tables	299
16	-	
17		
17.1	DC Characteristics	
17.1.1	Maximum Ratings	
17.1.2	Recommended DC Operating Conditions	
17.1.3	On-Chip Low Drop-Out (LDO) Regulator Characteristics	
17.1.4	Power Specifications	
17.1.4	Flash Memory Characteristics	
17.1.3	AC Characteristics	
17.2.1	Load Conditions	
17.2.1		
	Analog Comparator	
	, and g comparator	000

17.2.4	Synchronous Serial Interface (SSI)	308
17.2.5	JTAG and Boundary Scan	310
17.2.6	General-Purpose I/O	311
17.2.7	Reset	312
18	Package Information	315
Α	Serial Flash Loader	317
A.1	Serial Flash Loader	317
A.2	Interfaces	317
A.2.1	UART	317
A.2.2	SSI	317
A.3	Packet Handling	318
A.3.1	Packet Format	318
A.3.2	Sending Packets	318
A.3.3	Receiving Packets	318
A.4	Commands	319
A.4.1	COMMAND_PING (0X20)	319
A.4.2	COMMAND_GET_STATUS (0x23)	
A.4.3	COMMAND_DOWNLOAD (0x21)	319
A.4.4	COMMAND_SEND_DATA (0x24)	
A.4.5	COMMAND_RUN (0x22)	
A.4.6	COMMAND_RESET (0x25)	320
В	Register Quick Reference	322
С	Ordering and Contact Information	332
C.1	Ordering Information	332
C.2	Kits	332
C.3	Company Information	332
C.4	Support Information	333

## List of Figures

Figure 1-1.	Stellaris <sup>®</sup> 100 Series High-Level Block Diagram	20
Figure 1-2.	LM3S101 Controller System-Level Block Diagram	
Figure 2-1.	CPU Block Diagram	28
Figure 2-2.	TPIU Block Diagram	29
Figure 5-1.	JTAG Module Block Diagram	38
Figure 5-2.	Test Access Port State Machine	41
Figure 5-3.	IDCODE Register Format	45
Figure 5-4.	BYPASS Register Format	45
Figure 5-5.	Boundary Scan Register Format	46
Figure 6-1.	External Circuitry to Extend Reset	48
Figure 6-2.	Main Clock Tree	51
Figure 7-1.	Flash Block Diagram	97
Figure 8-1.	GPIO Module Block Diagram	114
Figure 8-2.	GPIO Port Block Diagram	115
Figure 8-3.	GPIODATA Write Example	116
Figure 8-4.	GPIODATA Read Example	116
Figure 9-1.	GPTM Module Block Diagram	153
Figure 9-2.	16-Bit Input Edge Count Mode Example	157
Figure 9-3.	16-Bit Input Edge Time Mode Example	158
Figure 9-4.	16-Bit PWM Mode Example	159
Figure 10-1.	WDT Module Block Diagram	188
Figure 11-1.	UART Module Block Diagram	212
Figure 11-2.	UART Character Frame	213
Figure 12-1.	SSI Module Block Diagram	249
Figure 12-2.	TI Synchronous Serial Frame Format (Single Transfer)	251
Figure 12-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	
Figure 12-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	253
Figure 12-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	253
Figure 12-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	
Figure 12-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	255
Figure 12-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	255
Figure 12-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	
Figure 12-10.	MICROWIRE Frame Format (Single Frame)	257
Figure 12-11.	MICROWIRE Frame Format (Continuous Transfer)	258
Figure 12-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	258
Figure 13-1.	Analog Comparator Module Block Diagram	
Figure 13-2.	Structure of Comparator Unit	
Figure 13-3.	Comparator Internal Reference Structure	
Figure 14-1.	Pin Connection Diagram	298
Figure 17-1.	Load Conditions	
Figure 17-2.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	
Figure 17-3.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	
Figure 17-4.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	
Figure 17-5.	JTAG Test Clock Input Timing	
Figure 17-6.	JTAG Test Access Port (TAP) Timing	
Figure 17-7.	JTAG TRST Timing	

Figure 17-8.	External Reset Timing (RST)	312
Figure 17-9.	Power-On Reset Timing	313
Figure 17-10.	Brown-Out Reset Timing	313
Figure 17-11.	Software Reset Timing	313
Figure 17-12.	Watchdog Reset Timing	314
Figure 17-13.	LDO Reset Timing	314
Figure 18-1.	28-Pin SOIC Package	315

## **List of Tables**

Table 1.	Documentation Conventions	. 14
Table 3-1.	Memory Map	. 33
Table 4-1.	Exception Types	. 35
Table 4-2.	Interrupts	. 36
Table 5-1.	JTAG Port Pins Reset State	. 39
Table 5-2.	JTAG Instruction Register Commands	. 43
Table 6-1.	System Control Register Map	. 54
Table 6-2.	PLL Mode Control	
Table 7-1.	Flash Protection Policy Combinations	. 99
Table 7-2.	Flash Register Map	102
Table 8-1.	GPIO Pad Configuration Examples	117
Table 8-2.	GPIO Interrupt Configuration Example	118
Table 8-3.	GPIO Register Map	119
Table 9-1.	Available CCP Pins	153
Table 9-2.	16-Bit Timer With Prescaler Configurations	156
Table 9-3.	Timers Register Map	162
Table 10-1.	Watchdog Timer Register Map	189
Table 11-1.	UART Register Map	216
Table 12-1.	SSI Register Map	259
Table 13-1.	Comparator 0 Operating Modes	287
Table 13-2.	Comparator 1 Operating Modes	288
Table 13-3.	Internal Reference Voltage and ACREFCTL Field Values	288
Table 13-4.	Analog Comparators Register Map	290
Table 15-1.	Signals by Pin Number	299
Table 15-2.	Signals by Signal Name	300
Table 15-3.	Signals by Function, Except for GPIO	301
Table 15-4.	GPIO Pins and Alternate Functions	302
Table 16-1.	Temperature Characteristics	304
Table 16-2.	Thermal Characteristics	304
Table 17-1.	Maximum Ratings	305
Table 17-2.	Recommended DC Operating Conditions	305
Table 17-3.	LDO Regulator Characteristics	306
Table 17-4.	Detailed Power Specifications	306
Table 17-5.	Flash Memory Characteristics	307
Table 17-6.	Phase Locked Loop (PLL) Characteristics	307
Table 17-7.	Clock Characteristics	307
Table 17-8.		308
Table 17-9.	Analog Comparator Voltage Reference Characteristics	308
Table 17-10.	SSI Characteristics	308
Table 17-11.	JTAG Characteristics	310
Table 17-12.	GPIO Characteristics	312
Table 17-13.	Reset Characteristics	312
Table C-1.	Part Ordering Information	332

## List of Registers

System Co	ntrol	
Register 1:	Device Identification 0 (DID0), offset 0x000	
Register 2:	Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030	58
Register 3:	LDO Power Control (LDOPCTL), offset 0x034	59
Register 4:	Raw Interrupt Status (RIS), offset 0x050	60
Register 5:	Interrupt Mask Control (IMC), offset 0x054	
Register 6:	Masked Interrupt Status and Clear (MISC), offset 0x058	63
Register 7:	Reset Cause (RESC), offset 0x05C	
Register 8:	Run-Mode Clock Configuration (RCC), offset 0x060	65
Register 9:	XTAL to PLL Translation (PLLCFG), offset 0x064	
Register 10:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	
Register 11:	Clock Verification Clear (CLKVCLR), offset 0x150	
Register 12:	Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160	72
Register 13:	Device Identification 1 (DID1), offset 0x004	73
Register 14:	Device Capabilities 0 (DC0), offset 0x008	75
Register 15:	Device Capabilities 1 (DC1), offset 0x010	
Register 16:	Device Capabilities 2 (DC2), offset 0x014	
Register 17:	Device Capabilities 3 (DC3), offset 0x018	80
Register 18:	Device Capabilities 4 (DC4), offset 0x01C	
Register 19:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	82
Register 20:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	83
Register 21:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	
Register 22:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	85
Register 23:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	87
Register 24:	Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	
Register 25:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	91
Register 26:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	92
Register 27:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	
Register 28:	Software Reset Control 0 (SRCR0), offset 0x040	94
Register 29:	Software Reset Control 1 (SRCR1), offset 0x044	
Register 30:	Software Reset Control 2 (SRCR2), offset 0x048	
Internal Me	mory	97
Register 1:	Flash Memory Address (FMA), offset 0x000	
Register 2:	Flash Memory Data (FMD), offset 0x004	104
Register 3:	Flash Memory Control (FMC), offset 0x008	
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	109
Register 7:	USec Reload (USECRL), offset 0x140	110
Register 8:	Flash Memory Protection Read Enable (FMPRE), offset 0x130	111
Register 9:	Flash Memory Protection Program Enable (FMPPE), offset 0x134	
General-Pu	rpose Input/Outputs (GPIOs)	113
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	

Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	124
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	125
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	126
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	130
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	
Register 19:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	
Register 20:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	
Register 21:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	
Register 22:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	
Register 23:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	
Register 24:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	
Register 25:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	
Register 26:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	
Register 27:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	
Register 28:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	
Register 29:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	
Register 30:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC	151
General-Pur	pose Timers	
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	175
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	187
Watchdog T	ïmer	
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	191

Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Test (WDTTEST), offset 0x418	
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	204
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	205
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	206
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	207
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	208
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	209
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC	210
Universal A	synchronous Receivers/Transmitters (UARTs)	
Register 1:	UART Data (UARTDR), offset 0x000	218
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	220
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	224
Register 5:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	
Register 6:	UART Line Control (UARTLCRH), offset 0x02C	226
Register 7:	UART Control (UARTCTL), offset 0x030	228
Register 8:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	229
Register 9:	UART Interrupt Mask (UARTIM), offset 0x038	231
Register 10:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	233
Register 11:	UART Masked Interrupt Status (UARTMIS), offset 0x040	234
Register 12:	UART Interrupt Clear (UARTICR), offset 0x044	235
Register 13:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	
Register 14:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 15:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 16:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 17:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	
Register 18:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	
Register 19:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	
Register 20:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	
Register 21:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 22:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	
Register 23:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	
Register 24:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	
0	IS Serial Interface (SSI)	
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x008	
		-00

Register 4:	SSI Status (SSISR), offset 0x00C	266
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	268
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	269
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	271
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	272
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	273
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	274
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	275
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	276
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	277
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	278
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	279
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	280
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	281
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	282
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	283
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	284
Register 21:	SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC	285
Analog Cor	nparators	286
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00	
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04	292
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x08	293
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10	294
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x20	295
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x40	295
Register 7:	Analog Comparator Control 0 (ACCTL0), offset 0x24	296
Register 8:	Analog Comparator Control 1 (ACCTL1), offset 0x44	296

## **About This Document**

This data sheet provides reference information for the LM3S101 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex<sup>™</sup>-M3 core.

### Audience

This manual is intended for system software developers, hardware designers, and application developers.

### **About This Manual**

This document is organized into sections that correspond to each major feature.

#### **Related Documents**

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

#### **Documentation Conventions**

This document uses the conventions shown in Table 1 on page 14.

**Table 1. Documentation Conventions** 

Notation	Meaning	
General Register Nota	tion	
REGISTER	APB registers are indicated in uppercase bold. For example, <b>PBORCTL</b> is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, <b>SRCRn</b> represents any (or all) of the three Software Reset Control registers: <b>SRCR0, SRCR1</b> , and <b>SRCR2</b> .	
bit	A single bit in a register.	
bit field	Two or more consecutive and related bits.	
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 33.	
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.	

Notation	Meaning					
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.					
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 that register.					
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.					
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.					
RO	Software can read this field. Always write the chip reset value.					
R/W	Software can read or write this field.					
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.					
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.					
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.					
	This register is typically used to clear the corresponding bit in an interrupt register.					
WO	Only a write by software is valid; a read of the register returns no meaningful data.					
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.					
0	Bit cleared to 0 on chip reset.					
1	Bit set to 1 on chip reset.					
-	Nondeterministic.					
Pin/Signal Notation						
[]	Pin alternate function; a pin defaults to the signal without the brackets.					
pin	Refers to the physical connection on the package.					
signal	Refers to the electrical signal encoding of a pin.					
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).					
deassert a signal	Change the value of the signal from the logically True state to the logically False state.					
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.					
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.					
Numbers						
Х	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. I example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, a so on.					
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.					
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.					

## **1** Architectural Overview

The Luminary Micro Stellaris<sup>®</sup> family of microcontrollers—the first ARM® Cortex<sup>™</sup>-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S101 microcontroller is targeted for industrial applications, including test and measurement equipment, factory automation, HVAC and building control, motion control, medical instrumentation, fire and security, and power/energy.

In addition, the LM3S101 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S101 microcontroller is code-compatible to all members of the extensive Stellaris<sup>®</sup> family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network.

### 1.1 **Product Features**

The LM3S101 microcontroller includes the following product features:

- 32-Bit RISC Performance
  - 32-bit ARM® Cortex<sup>™</sup>-M3 v7M architecture optimized for small-footprint embedded applications
  - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
  - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
  - 20-MHz operation
  - Hardware-division and single-cycle-multiplication
  - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
  - 14 interrupts with eight priority levels
  - Unaligned data access, enabling data to be efficiently packed into memory
  - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Internal Memory
  - 8 KB single-cycle flash
    - User-managed flash block protection on a 2-KB block basis

- User-managed flash data programming
- User-defined and managed flash-protection block
- 2 KB single-cycle SRAM
- General-Purpose Timers
  - Two General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers.
     Each GPTM can be configured to operate independently:
    - As a single 32-bit timer
    - As one 32-bit Real-Time Clock (RTC) to event capture
    - For Pulse Width Modulation (PWM)
  - 32-bit Timer modes
    - Programmable one-shot timer
    - Programmable periodic timer
    - Real-Time Clock when using an external 32.768-KHz clock as the input
    - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
  - 16-bit Timer modes
    - General-purpose timer function with an 8-bit prescaler
    - Programmable one-shot timer
    - Programmable periodic timer
    - User-enabled stalling when the controller asserts CPU Halt flag during debug
  - 16-bit Input Capture modes
    - Input edge count capture
    - Input edge time capture
  - 16-bit PWM mode
    - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
  - 32-bit down counter with a programmable load register
  - Separate watchdog clock with an enable
  - Programmable interrupt generation logic with interrupt masking
  - Lock register protection from runaway software

- Reset generation logic with an enable/disable
- User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Synchronous Serial Interface (SSI)
  - Master or slave operation
  - Programmable clock bit rate and prescale
  - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
  - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
  - Programmable data frame size from 4 to 16 bits
  - Internal loopback test mode for diagnostic/debug testing
- UART
  - Fully programmable 16C550-type UART
  - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
  - Programmable baud-rate generator with fractional divider
  - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
  - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
  - Standard asynchronous communication bits for start, stop, and parity
  - False-start-bit detection
  - Line-break generation and detection
- Analog Comparators
  - Two independent integrated analog comparators
  - Configurable for output to: drive an output pin or generate an interrupt
  - Compare external pin input to external pin input or to internal programmable voltage reference
- GPIOs
  - 2-18 GPIOs, depending on configuration
  - 5-V-tolerant input/outputs
  - Programmable interrupt generation as either edge-triggered or level-sensitive
  - Bit masking in both read and write operations through address lines

- Programmable control for GPIO pad configuration:
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables
- Power
  - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
  - Low-power options on controller: Sleep and Deep-sleep modes
  - Low-power options for peripherals: software controls shutdown of individual peripherals
  - User-enabled LDO unregulated voltage detection and automatic reset
  - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
  - Power-on reset (POR)
  - Reset pin assertion
  - Brown-out (BOR) detector alerts to system power drops
  - Software reset
  - Watchdog timer reset
  - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
  - Six reset sources
  - Programmable clock source control
  - Clock gating to individual peripherals for power savings
  - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
  - Debug access via JTAG and Serial Wire interfaces
  - Full JTAG boundary scan
- Industrial-range 28-pin RoHS-compliant SOIC package

### 1.2 Target Applications

- Factory automation and control
- Industrial control power devices
- Building and home automation
- Stepper motors
- Brushless DC motors
- AC induction motors

### 1.3 High-Level Block Diagram

Figure 1-1 on page 20 represents the full set of features in the Stellaris<sup>®</sup> 100 series of devices; not all features may be available on the LM3S101 microcontroller.




Figure 1-1. Stellaris<sup>®</sup> 100 Series High-Level Block Diagram

### 1.4 Functional Overview

The following sections provide an overview of the features of the LM3S101 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 332.

#### 1.4.1 ARM Cortex<sup>™</sup>-M3

#### 1.4.1.1 **Processor Core (see page 27)**

All members of the Stellaris<sup>®</sup> product family, including the LM3S101 microcontroller, are designed around an ARM Cortex<sup>™</sup>-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 27 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*<sup>™</sup>-*M3 Technical Reference Manual*.

#### 1.4.1.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

#### 1.4.1.3 Nested Vectored Interrupt Controller (NVIC)

The LM3S101 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 14 interrupts.

"Interrupts" on page 35 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

#### 1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S101 controller features Pulse Width Modulation (PWM) outputs.

#### 1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S101, PWM motion control functionality can be achieved through:

The motion control features of the general-purpose timers using the CCP pins

#### CCP Pins (see page 158)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

#### 1.4.3 Analog Peripherals

For support of analog signals, the LM3S101 microcontroller offers two analog comparators.

#### 1.4.3.1 Analog Comparators (see page 286)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S101 microcontroller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt .

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

#### 1.4.4 Serial Communications Peripherals

The LM3S101 controller supports both asynchronous and synchronous serial communications with:

- One fully programmable 16C550-type UART
- One SSI module

#### 1.4.4.1 UART (see page 211)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S101 controller includes one fully programmable 16C550-type UARTthat supports data transfer speeds up to 460.8 Kbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.)

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

#### 1.4.4.2 SSI (see page 249)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S101 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

#### 1.4.5 System Peripherals

#### 1.4.5.1 Programmable GPIOs (see page 113)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris<sup>®</sup> GPIO module is composed of three physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 2-18 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 299 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines.

#### 1.4.5.2 Two Programmable Timers (see page 152)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains two GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

### 1.4.5.3 Watchdog Timer (see page 188)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris<sup>®</sup> Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

#### 1.4.6 Memory Peripherals

The LM3S101 controller offers both single-cycle SRAM and single-cycle Flash memory.

#### 1.4.6.1 SRAM (see page 97)

The LM3S101 static random access memory (SRAM) controller supports 2 KB SRAM. The internal SRAM of the Stellaris<sup>®</sup> devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

#### 1.4.6.2 Flash (see page 98)

The LM3S101 Flash controller supports 8 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

#### 1.4.7 Additional Features

#### 1.4.7.1 Memory Map (see page 33)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S101 controller can be found in "Memory Map" on page 33. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M*3 *Technical Reference Manual* provides further information on the memory map.

#### 1.4.7.2 JTAG TAP Controller (see page 37)

The Joint Test Action Group (JTAG) port provides a standardized serial interface for controlling the Test Access Port (TAP) and associated test logic. The TAP, JTAG instruction register, and JTAG data registers can be used to test the interconnects of assembled printed circuit boards, obtain manufacturing information on the components, and observe and/or control the inputs and outputs of the controller during normal operation. The JTAG port provides a high degree of testability and chip-level access at a low cost.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

#### 1.4.7.3 System Control and Clocks (see page 47)


System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

#### 1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 298
- Signal Tables" on page 299
- "Operating Characteristics" on page 304
- "Electrical Characteristics" on page 305
- "Package Information" on page 315

### 1.4.9 System Block Diagram



#### Figure 1-2. LM3S101 Controller System-Level Block Diagram

LM3S101

## 2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Migration from the ARM7<sup>™</sup> processor family for better performance and power efficiency.
- Full-featured debug solution with a:
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

The Stellaris<sup>®</sup> family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

### 2.1 Block Diagram





### 2.2 Functional Description

Important: The ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris<sup>®</sup> implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 28. As noted in the *ARM*® *Cortex*<sup>™</sup>-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

#### 2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight<sup>™</sup>-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual* does not apply to Stellaris<sup>®</sup> devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.


#### 2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris<sup>®</sup> devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual* can be ignored.

#### 2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris<sup>®</sup> devices have implemented TPIU as shown in Figure 2-2 on page 29. This is similar to the non-ETM version described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.





#### 2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.* 

#### 2.2.5 Memory Protection Unit (MPU)

The LM3S101 controller does not include the memory protection unit (MPU) of the ARM Cortex-M3.

#### 2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

- Facilitates low-latency exception and interrupt handling
- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

All NVIC registers and system debug registers are little endian regardless of the endianness state of the processor.

#### 2.2.6.1 Interrupts

The ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S101 microcontroller supports 14 interrupts with eight priority levels.

#### 2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

#### Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris<sup>®</sup> devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

#### SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

<b>Bit/Field</b>	Name	Туре	Reset	Description	
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
16	COUNTFLAG	R/W	0	Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.	
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
2	CLKSOURCE	R/W	0	<ul><li>0 = external reference clock. (Not implemented for Stellaris microcontrollers.)</li><li>1 = core clock.</li></ul>	
				If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable.	
1	TICKINT	R/W	0	1 = counting down to 0 pends the SysTick handler.	
				0 = counting down to 0 does not pend the SysTick handler. Software can use the COUNTFLAG to determine if ever counted to 0.	
0	ENABLE	R/W	0	1 = counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.	
				0 = counter disabled.	

#### SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

<b>Bit/Field</b>	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	RELOAD	W1C	-	Value to load into the SysTick Current Value Register when the counter reaches 0.

#### SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

<b>Bit/Field</b>	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	CURRENT	W1C		Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care. This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

#### SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

## 3 Memory Map

The memory map for the LM3S101 controller is provided in Table 3-1 on page 33.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*<sup>™</sup>*-M3 Technical Reference Manual*.

Important: In Table 3-1 on page 33, addresses not listed are reserved.

Table 3-1. Memory Map<sup>a</sup>

Start	End	Description	For details on registers, see page	
Memory				
0x0000.0000	0x0000.1FFF	On-chip flash <sup>b</sup>	102	
0x2000.0000	0x2000.07FF	Bit-banded on-chip SRAM <sup>c</sup>	102	
0x2010.0000	0x200F.FFFF	Reserved	-	
0x2200.0000	0x2200.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	97	
0x2201.0000	0x23FF.FFFF	Reserved	-	
FiRM Peripherals	,	·	·	
0x4000.0000	0x4000.0FFF	Watchdog timer	190	
0x4000.4000	0x4000.4FFF	GPIO Port A	120	
0x4000.5000	0x4000.5FFF	GPIO Port B	120	
0x4000.6000	0x4000.6FFF	GPIO Port C	120	
0x4000.8000	0x4000.8FFF	SSIO	260	
0x4000.C000	0x4000.CFFF	UART0	217	
Peripherals				
0x4003.0000	0x4003.0FFF	Timer0	163	
0x4003.1000	0x4003.1FFF	Timer1	163	
0x4003.C000	0x4003.CFFF	Analog Comparators	286	
0x400F.D000	0x400F.DFFF	Flash control	102	
0x400F.E000	0x400F.FFFF	System control	55	
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-	
Private Peripheral Bus				
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM®	
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	Cortex™-M3 Technical	
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	Reference	
0xE000.3000	0xE000.DFFF	Reserved	Manual	
0xE000.E000	0xE000.EFFF	Nested Vectored Interrupt Controller (NVIC)		
0xE000.F000	0xE003.FFFF	Reserved		
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)		
0xE004.1000	0xE004.1FFF	Reserved	-	
0xE004.2000	0xE00F.FFFF	Reserved	-	
0xE010.0000	0xFFFF.FFFF	Reserved for vendor peripherals	-	

a. All reserved space returns a bus fault when read or written.

- b. The unavailable flash will bus fault throughout this range.
- c. The unavailable SRAM will bus fault throughout this range.

## 4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 35 lists all the exceptions. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 14 interrupts (listed in Table 4-2 on page 36).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You can also group priorities by splitting priority levels into pre-emption priorities and subpriorities. All the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*<sup>M</sup>-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower the position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

Note: In Table 4-2 on page 36 interrupts not listed are reserved.

Exception Type	Position	Priority <sup>a</sup>	Description
-	0	-	Stack top is loaded from first entry of vector table on reset.
		priority (and then is called the base level of activation). This is	
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.
			An NMI is only producible by software, using the NVIC Interrupt Control State register.
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.
			The priority of this exception can be changed.
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.
			You can enable or disable this fault.
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.
-	7-10	-	Reserved.
SVCall	11	settable	System service call with SVC instruction. This is synchronous.

#### Table 4-1. Exception Types

Exception Type	Position	Priority <sup>a</sup>	Description
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 36 lists the interrupts on the LM3S101 controller.

a. 0 is the default priority for all the settable priorities.

#### Table 4-2. Interrupts

Interrupt (Bit in Interrupt Registers)	Description
0	GPIO Port A
1	GPIO Port B
2	GPIO Port C
5	UART0
7	SSI0
18	Watchdog timer
19	Timer0 A
20	Timer0 B
21	Timer1 A
22	Timer1 B
25	Analog Comparator 0
26	Analog Comparator 1
28	System Control
29	Flash Control

# 5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.


The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
  - BYPASS instruction
  - IDCODE instruction
  - SAMPLE/PRELOAD instruction
  - EXTEST instruction
  - INTEST instruction
- ARM additional instructions:
  - APACC instruction
  - DPACC instruction
  - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

# 5.1 Block Diagram





# 5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 38. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 43 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 310 for JTAG timing diagrams.

# 5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 39. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

#### Table 5-1. JTAG Port Pins Reset State

# 5.2.1.1 Test Reset Input (TRST)

The  $\overline{\text{TRST}}$  pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When  $\overline{\text{TRST}}$  is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while  $\overline{\text{TRST}}$  is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the  $\overline{\text{TRST}}$  pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

# 5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

# 5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 41.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

### 5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

## 5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

#### 5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 41. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

#### 5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 43.

# 5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

# 5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or  $\overline{RST}$ , the JTAG port pins default to their JTAG configurations. The default configuration includes enabling the pull-up resistors (setting **GPIOPUR** to 1 for PB7 and PC[3:0]) and enabling the alternate hardware function (setting **GPIOAFSEL** to 1 for PB7 and PC[3:0]) on the JTAG pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris<sup>®</sup> microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

#### 5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Capture IR, Exit1 IR, Update IR, Run Test Idle, Select DR, Select IR, Capture IR, Run Test Idle, Select DR, Select IR, and Test-Logic-Reset states.

Stepping through the JTAG TAP Instruction Register (IR) load sequences of the TAP state machine twice without shifting in a new instruction enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*® *Cortex*<sup>™</sup>-*M3 Technical Reference Manual* and the *ARM*® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

# 5.3 Initialization and Configuration

After a Power-On-Reset or an external reset ( $\mathbb{RST}$ ), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ( $\mathbb{PB7}$  and  $\mathbb{PC}[3:0]$ ) for their alternate function using the **GPIOAFSEL** register.

# 5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

# 5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 43. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

#### Table 5-2. JTAG Instruction Register Commands

# 5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

#### 5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

# 5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 45 for more information.

#### 5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 46 for more information.

#### 5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 46 for more information.

#### 5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 46 for more information.

#### 5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 45 for more information.

# 5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 45 for more information.

## 5.4.2 Data Registers


The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

# 5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 45. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x1BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.


#### Figure 5-3. IDCODE Register Format



# 5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 45. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

#### Figure 5-4. BYPASS Register Format




# 5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 46. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These

signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin, RST, is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

#### Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris<sup>®</sup> Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

#### 5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual*.

#### 5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual*.

#### 5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual*.

# 6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

# 6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 47
- Local control, such as reset (see "Reset Control" on page 47), power (see "Power Control" on page 50) and clock control (see "Clock Control" on page 50)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 53

#### 6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

#### 6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

#### 6.1.2.1 Reset Sources

The controller has six sources of reset:

- **1.** External reset input pin  $(\overline{RST})$  assertion, see "RST Pin Assertion" on page 47.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 48.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 48.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 49.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 50.
- 6. Internal low drop-out (LDO) regulator output

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

**Note:** The main oscillator is used for external resets and power-on resets; the internal oscillator is used during the internal process by internal reset and clock verification circuitry.

## 6.1.2.2 **RST** Pin Assertion

The external reset pin ( $\mathbb{RST}$ ) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 37). The external reset sequence is as follows:

- **1.** The external reset pin  $(\overline{RST})$  is asserted and then de-asserted.
- 2. After RST is de-asserted, the main crystal oscillator is allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.
- 3. The internal reset is released and the core fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.


The external reset timing is shown in Figure 17-8 on page 312.

#### 6.1.2.3 Power-On Reset (POR)

The Power-On Reset (POR) circuitry detects a rise in power-supply voltage ( $V_{DD}$ ) and generates an on-chip reset pulse. To use the on-chip circuitry, the  $\overline{RST}$  input needs to be connected to the power supply ( $V_{DD}$ ) through a pull-up resistor (1K to 10K  $\Omega$ ).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The specified operating parameters include supply voltage, frequency, temperature, and so on. If the operating conditions are not met at the point of POR end, the Stellaris<sup>®</sup> controller does not operate correctly. In this case, the reset must be extended using external circuitry. The RST input may be used with the circuit as shown in Figure 6-1 on page 48.

#### Figure 6-1. External Circuitry to Extend Reset



The  $R_1$  and  $C_1$  components define the power-on delay. The  $R_2$  resistor mitigates any leakage from the  $\overline{RST}$  input. The diode (D<sub>1</sub>) discharges C<sub>1</sub> rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (RST) or internal POR to go inactive.
- 2. After the resets are inactive, the main crystal oscillator is allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.
- 3. The internal reset is released and the core fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 17-9 on page 313.

**Note:** The power-on reset also resets the JTAG controller. An external reset does not.

#### 6.1.2.4 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply  $(V_{DD})$  drops below a brown-out threshold voltage  $(V_{BTH})$ . The circuit is provided to guard against improper operation of logic and peripherals that operate off the power supply voltage  $(V_{DD})$  and not the LDO voltage. If a brown-out condition is detected, the system may generate a controller interrupt or a system reset. The BOR circuit has a digital filter that protects against noise-related detection for the interrupt condition. This feature may be optionally enabled.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset sequence is as follows:

- 1. When  $V_{DD}$  drops below  $V_{BTH}$ , an internal BOR condition is set.
- 2. If the BORWT bit in the **PBORCTL** register is set and BORIOR is not set, the BOR condition is resampled again, after a delay specified by BORTIM, to determine if the original condition was caused by noise. If the BOR condition is not met the second time, then no further action is taken.
- 3. If the BOR condition exists, an internal reset is asserted.
- 4. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.
- 5. The internal BOR condition is reset after 500  $\mu$ s to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The internal Brown-Out Reset timing is shown in Figure 17-10 on page 313.

#### 6.1.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 53). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- 3. The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 17-11 on page 313.

# 6.1.2.6 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 17-12 on page 314.

#### 6.1.2.7 Low Drop-Out

A reset can be initiated when the internal low drop-out (LDO) regulator output goes unregulated. This is initially disabled and may be enabled by software. LDO is controlled with the **LDO Power Control (LDOPCTL)** register. The LDO reset sequence is as follows:

- 1. LDO goes unregulated and the LDOARST bit in the LDOARST register is set.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The LDO reset timing is shown in Figure 17-13 on page 314.

#### 6.1.3 Power Control

The Stellaris<sup>®</sup> microcontroller provides an integrated LDO regulator that is used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V  $\pm$  10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

#### 6.1.4 Clock Control

System control determines the control of clocks in this part.

#### 6.1.4.1 Fundamental Clock Sources

There are two clock sources for use in the device:


Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost.

Main Oscillator: The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit in the RCC register (see page 65).

The internal system clock (sysclk), is derived from any of the two sources plus two others: the output of the internal PLL, and the internal oscillator divided by four ( $3 \text{ MHz} \pm 30\%$ ). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

Nearly all of the control for the clocks is provided by the **Run-Mode Clock Configuration (RCC)** register.

Figure 6-2 on page 51 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be programmatically enabled/disabled.



#### Figure 6-2. Main Clock Tree

a. These are bit fields within the Run-Mode Clock Configuration (RCC) register.

# 6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 65) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

# 6.1.4.3 PLL Frequency Configuration

The PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the PLL to drive the output.

If the main oscillator provides the clock reference to the PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation (PLLCFG)** register (see page 69). The internal translation provides a translation within  $\pm$  1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) on page 65 describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

#### 6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the **RCC** register fields (see page 65).

#### 6.1.4.5 PLL Operation

If the PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is  $T_{READY}$  (see Table 17-6 on page 307). During this time, the PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the  $T_{READY}$  requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the  $T_{READY}$  condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC** register is switched to use the PLL.

#### 6.1.4.6 Clock Verification Timers

There are three identical clock verification circuits that can be enabled though software. The circuit checks the faster clock by a slower clock using timers:

- The main oscillator checks the PLL.
- The main oscillator checks the internal oscillator.
- The internal oscillator divided by 64 checks the main oscillator.

If the verification timer function is enabled and a failure is detected, the main clock tree is immediately switched to a working clock and an interrupt is generated to the controller. Software can then

determine the course of action to take. The actual failure indication and clock switching does not clear without a write to the **CLKVCLR** register, an external reset, or a POR reset. The clock verification timers are controlled by the PLLVER, IOSCVER, and MOSCVER bits in the **RCC** register.

#### 6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

In Run mode, the controller is actively executing code. In Sleep mode, the clocking of the device is unchanged but the controller no longer executes code (and is no longer clocked). In Deep-Sleep mode, the clocking of the device may change (depending on the Run mode clock configuration) and the controller no longer executes code (and is no longer clocked). An interrupt returns the device to Run mode from one of the sleep modes. Each mode is described in more detail in this section.

There are four levels of operation for the device defined as:

- Run Mode. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex<sup>TM</sup>-M3 Technical Reference Manual for more details.

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

Deep-Sleep Mode. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

# 6.2 Initialization and Configuration

The PLL is configured using direct register writes to the **RCC** register. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN and OEN bits in RCC. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN and OEN bits powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the **Raw Interrupt Status (RIS**) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC.

**Note:** If the BYPASS bit is cleared before the PLL locks, it is possible to render the device unusable.

# 6.3 Register Map

Table 6-1 on page 54 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

**Note:** Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	56
0x004	DID1	RO	-	Device Identification 1	73
0x008	DC0	RO	0x0007.0003	Device Capabilities 0	75
0x010	DC1	RO	0x0000.901F	Device Capabilities 1	76
0x014	DC2	RO	0x0303.0011	Device Capabilities 2	78
0x018	DC3	RO	0x8100.03C0	Device Capabilities 3	80
0x01C	DC4	RO	0x0000.0007	Device Capabilities 4	81
0x030	PBORCTL	R/W	0x0000.7FFD	Power-On and Brown-Out Reset Control	58
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	59
0x040	SRCR0	R/W	0x0000000	Software Reset Control 0	94
0x044	SRCR1	R/W	0x0000000	Software Reset Control 1	95
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	96
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	60
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	61

#### Table 6-1. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	63
0x05C	RESC	R/W	-	Reset Cause	64
0x060	RCC	R/W	0x07A0.3AD1	Run-Mode Clock Configuration	65
0x064	PLLCFG	RO	-	XTAL to PLL Translation	69
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	82
0x104	RCGC1	R/W	0x0000000	Run Mode Clock Gating Control Register 1	85
0x108	RCGC2	R/W	0x0000000	Run Mode Clock Gating Control Register 2	91
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	83
0x114	SCGC1	R/W	0x0000000	Sleep Mode Clock Gating Control Register 1	87
0x118	SCGC2	R/W	0x0000000	Sleep Mode Clock Gating Control Register 2	92
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	84
0x124	DCGC1	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 1	89
0x128	DCGC2	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 2	93
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	70
0x150	CLKVCLR	R/W	0x0000.0000	Clock Verification Clear	71
0x160	LDOARST	R/W	0x0000.0000	Allow Unregulated LDO to Reset the Part	72

# 6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

# Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

	Identific		0 (DID0)	)														
Offset 0x Type RO																		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved		VER		· ·		1			rese	rved	1		1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset							9							2	0	0		
	15	14	13	12	11 JOR	10		8	7	6	5	4 1 MIN	3 I NOR	1	r I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
Bit/F	ield		Name		Туре		Reset	Descri	iption									
3.	1		reserved		RO		0	compa	atibility v		e produ	cts, the v	alue of	a reserv	. To prov ed bit sh	vide nould be		
30:	28		VER		RO 0x0 DID0 Version													
								0x0 DID0 Version This field defines the <b>DID0</b> register format version. The version number is numeric. The value of the VER field is encoded as follows:										
								Value	Descri	ption								
								0x0	Initial I	DID0 reg torm-cla	•		nition fo	r Stellari	s®			
27:	16		reserved		RO		0x0	compa	atibility v		e produ	cts, the v	value of	a reserv	. To prov ed bit sh	vide nould be		
15	:8		MAJOR		RO		-	Major	Revisio	n								
								This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:										
								Value	Descri	ption								
								0x0	Revisi	on A (ini	tial devid	ce)						
								0x1	Revisi	on B (firs	st base l	ayer rev	ision)					
								0x2	Revisi	on C (se	cond ba	se layer	revisior	1)				
								and so	o on.									

Bit/Field	Name	Туре	Reset	Description
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.

# Register 2: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Power-On and Brown-Out Reset Control (PBORCTL)

Base 0x400F.E000

Offset 0x030 Type R/W, reset 0x0000.7FFD

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1			і і і		1	rese	erved			1		1	'	•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		T	1 1		і і		BOF	I RTIM			1	1		1	BORIOR	BORWT		
Type Reset	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1		
Bit/Fi	eld		Name		Туре		Reset	Descr	iption									
31:1	16		reserved		RO		0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
15:	2		BORTIM		R/W	C	x1FFF	BOR										
									•						s delaye	d before		
		internal osc							The width of this field is derived by the t $_{BOR}$ width of 500 µs and the internal oscillator (IOSC) frequency of 12 MHz ± 30%. At +30%, the counter value has to exceed 7,800.									
1			BORIOR		R/W		0	BOR	Interrupt	or Rese	et							
									oit contro is signal				•		ontroller.	lf set, a		
0			BORWT		R/W		1	BOR	Wait and	l Check	for Nois	е						
								This bit specifies the response to a brown-out signal assertion if ${\tt BO}$ is not set.								BORIOR		
								BORT a BOI	IM IOSC	periods pt is sig	and res	amples no long	the BOF	Routput	ontroller v . If still as initial as	sserted,		
									wT is 0, tion is re				•	e the out	tput and	any		

# Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$ ).

Base 0x4 Offset 0x0 Type R/W	00F.E0	00	000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,												
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								reser	ved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		reser	ved	•	· :				1	VAI	DJ	1	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре		Reset	Descri	ption							
31:	6		reserved	ł	RO		0	compa	tibility v	uld not re with futur ross a rea	e produ	cts, the v	alue of a	a reserv		
5:0	C		VADJ		R/W		0x0	LDO C	) Dutput \	/oltage						
										the on-c are prov			ge. The p	orogram	iming va	lues for
								Value	V	(V)						
								0x00	2	.50						
								0x01	2	.45						
								0x02	2	.40						
								0x03	2	.35						
								0x04	2	.30						
								0x05	2	.25						
								0x06-0	0x3F F	Reserved						
								0x1B	2	.75						
								0x1C	2	.70						
								0x1D	2	.65						
								0x1E	2	.60						
								0x1F	2	.55						

LDO Power Control (LDOPCTL)

# Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Raw Interrupt Status (RIS) Base 0x400F.E000 Offset 0x050 Type RO, reset 0x0000.0000

ype RO,	iesel U	XUUUU.UU	00													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· ·			rese	rved			1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
					reserved					PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/Fi	eld		Name		Туре		Reset	Descr	iption							
31:	7		reserved		RO		0	compa	atibility	uld not re with futur ross a rea	e produ	cts, the	value of	a reserv		
6			PLLLRIS		RO		0	PLL L	ock Rav	w Interrup	ot Status	6				
		This bit is set when the PLL T <sub>READY</sub> Timer asserts.														
5		CLRIS RO 0 Current Limit Raw Interrupt Status														
-							-			if the LD			accorte			
								1115 0	11 15 501		U S ULL		2350115.			
4			IOFRIS		RO		0	Intern	al Oscill	lator Faul	lt Raw li	nterrupt	Status			
								This b	oit is set	if an inte	rnal osc	illator fa	ult is de	tected.		
3			MOFRIS		RO		0	Main	Oscillat	or Fault F	Pow Into	rrunt St	atue			
5					RU		0					•				
								i his b	oit is set	if a main	oscillat	or fault i	s detect	ed.		
2			LDORIS		RO		0	LDO F	Power L	Inregulate	ed Raw	Interrup	t Status			
								This b	oit is set	if a LDO	voltage	is unreg	gulated.			
1			BORRIS		RO		0	Browr	n-Out Re	eset Raw	Interru	ot Status	5			
								a brov from tl	vn-out o he brow he <b>IMC</b> i	raw inter condition n-out deto register is	is currer ection ci	ntly activ rcuit. An	ve. This i i interrup	s an unr t is repo	egistere rted if the	d signal BORIM
0			PLLFRIS	i	RO		0	PLL F	ault Ra	w Interru	pt Statu	s				
								This b	oit is set	if a PLL i	fault is c	letected	(stops o	scillatin	g).	
													· •			

# Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

# Interrupt Mask Control (IMC)

Base 0x400F.E000 Offset 0x054 Type R/W, reset 0x0000.0000

ype R/W	v, reset u	XUUUU.UU	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			т т		•	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
i	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved					PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:7	I	reserved		RO		0	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	value of	a reserv	•	
6	;		PLLLIM		R/W		0	PLL L	ock Inte	rrupt Ma	sk					
		This bit specifies whether a current limit detection is promoted to a controller interrupt. If set, an interrupt is generated if PLLLRIS in RIS is set; otherwise, an interrupt is not generated.         CLIM       R/W       0       Current Limit Interrupt Mask														
5	;	CLIM R/W 0 Current Limit Interrupt Mask														
								contro	ller inte	ies whet rrupt. If s interrupt	et, an ir	iterrupt i	s genera	•		
4			IOFIM		R/W		0	Intern	al Oscill	ator Faul	lt Interru	pt Mask	[			
								to a co	ontroller	es wheth interrupt interrupt	. If set, a	in interru	upt is ger		•	
3	5		MOFIM		R/W		0	Main (	Oscillato	or Fault Ir	nterrupt	Mask				
								to a co	ontroller	ies whet interrupt interrupt	. If set, a	ın interru	upt is ger		•	
2	2		LDOIM		R/W		0	LDO F	Power U	nregulat	ed Interi	rupt Mas	sk			
								promo	oted to a	ies whet controlle t; otherwi	er interru	upt. If se	et, an inte	errupt is	generat	
1			BORIM		R/W		0	Browr	-Out Re	eset Inter	rupt Ma	sk				
								contro	ller inte	ies whet rrupt. If s interrupt	et, an ir	iterrupt i	s genera	•		

Bit/Field	Name	Туре	Reset	Description
0	PLLFIM	R/W	0	PLL Fault Interrupt Mask
				This bit specifies whether a PLL fault detection is promoted to a controller interrupt. If set, an interrupt is generated if PLLFRIS is set; otherwise, an interrupt is not generated.

# Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

Central location for system control result of RIS AND IMC to generate an interrupt to the controller. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the RIS register (see page 60).

#### Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		•						rese	rved											
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		1	1 1		reserved		1 1			PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	reserved				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	RO 0				
Bit/F	ield		Name		Туре		Reset	Descri	iption											
31:	7	r	reserved		RO		0	compa	atibility w		e produo	cts, the v	value of	a reserv	. To prov ed bit sh					
6		F	PLLLMIS		R/W1C		0	PLL Lock Masked Interrupt Status												
								This bit is set when the PLL $T_{READY}$ timer asserts. The interrupt is cleared by writing a 1 to this bit.												
5			CLMIS		R/W1C		0	Currer	nt Limit I	Masked	Interrup	t Status								
								This bit is set if the LDO's CLE output asserts. The interrupt is cleared by writing a 1 to this bit.												
4			IOFMIS		R/W1C		0	Internal Oscillator Fault Masked Interrupt Status												
										if an inte ting a 1 f			ult is del	ected. T	he interr	rupt is				
3		١	MOFMIS		R/W1C		0	Main (	Oscillato	r Fault N	lasked l	nterrupt	Status							
										a main d to this bi		r fault is o	detected	. The int	errupt is	cleared				
2		I	LDOMIS		R/W1C		0	LDO F	Power U	nregulat	ed Mask	ked Inter	rupt Sta	tus						
									it is set i g a 1 to t	•	ower is i	unregula	ated. The	e interruj	ot is clea	red by				
1		E	BORMIS		R/W1C		0	BOR Masked Interrupt Status												
								set, a BORIN	brown-o 4 bit in th	ut condi e IMC re	tion was gister is	detecte set and	ed. An in the BOR	terrupt is IOR bit ir	ut conditi s reporte n the <b>PB</b> 1 to this	d if the ORCTL				
0		r	reserved		RO		0	compa	atibility w		e produo	cts, the v	value of	a reserv	To prov ed bit sh					

Reset Cause (RESC) Base 0x400F.E000

# Register 7: Reset Cause (RESC), offset 0x05C

This field specifies the cause of the reset event to software. The reset value is determined by the cause of the reset. When an external reset is the cause (EXT is set), all other reset bits are cleared. However, if the reset is due to any other cause, the remaining bits are sticky, allowing software to see all causes.

Offset 0x0 Type R/W		-														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved	1		1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reser	ved	1	1		1	LDO	SW	WDT	BOR	POR	EXT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -
Bit/F	ield		Name Type Reset Description													
31:	31:6 reserved RO 0 Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.															
5			LDO		R/W		-	LDO I	Reset							
									set, ind			circuit ha	is lost re	gulation	and has	3
4			SW		R/W		-	Softw	are Rese	et						
								When	set, ind	icates a	software	e reset is	s the cau	use of th	e reset e	event.
3			WDT		R/W		-	Watch	ndog Tim	ner Rese	t					
								When	set, ind	icates a	watchdo	og reset	is the ca	use of t	he reset	event.
2			BOR		R/W		-	Browr	n-Out Re	eset						
								When	set, ind	icates a	brown-o	out reset	is the ca	ause of t	he reset	event.
1			POR		R/W		-	- Power-On Reset								
								When	set, ind	icates a	power-o	on reset	is the ca	use of th	ne reset	event.
0			EXT		R/W		-	Exteri	nal Rese	et						
									set, ind set even		n externa	al reset	(RST ass	sertion) i	s the ca	use of

# **Register 8: Run-Mode Clock Configuration (RCC), offset 0x060**

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)
Base 0x400F.E000 Offset 0x060
Type R/W, reset 0x07A0.3AD1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		res	erved		ACG		SYS	I SDIV	1	USESYSDIV		1	rese	rved		,	
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	rese	rved	PWRDN	OEN	BYPASS	PLLVER		ТХТ	AL	1	osc	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS	
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	1	1	1	0	1	0	1	1	0	0	0	0	0	1	
Bit/Fi 31:2			Name reserved		Type RO		Reset 0x0	Descr Softwa	•	uld not re	ly on th	e value	of a rese	erved bit.	To prov	vide	
								•		with future ross a rea	•				ed bit sh	nould be	
27	7		ACG		R/W		0	Auto (	Clock G	ating							
								This bit specifies whether the system uses the Sleep-Mode Clock Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers									

Gating Control (DCGCn) registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep mode.

The  $\ensuremath{\textbf{RCGCn}}$  registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description
26:23	SYSDIV	R/W	0xF	System Clock Divisor
				Specifies which divisor is used to generate the system clock from the PLL output.
				The PLL VCO frequency is 200 MHz.
				Value Divisor (BYPASS=1) Frequency (BYPASS=0)
				0x0 reserved reserved
				0x1 /2 reserved
				0x2 /3 reserved
				0x3 /4 reserved
				0x4 /5 reserved
				0x5 /6 reserved
				0x6 /7 reserved
				0x7 /8 reserved
				0x8 /9 reserved
				0x9 /10 20 MHz
				0xA /11 18.18 MHz
				0xB /12 16.67 MHz
				0xC /13 15.38 MHz
				0xD /14 14.29 MHz
				0xE /15 13.33 MHz
				0xF /16 12.5 MHz (default)
				When reading the <b>Run-Mode Clock Configuration (RCC)</b> register (see page 65), the SYSDIV value is MINSYSDIV if a lower divider was requested and the PLL is being used. This lower value is allowed to divide a non-PLL source.
22	USESYSDIV	R/W	0	Enable System Clock Divider
				Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.
21:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL. See Table 6-2 on page 68 for PLL mode control.
12	OEN	R/W	1	PLL Output Enable
				This bit specifies whether the PLL output driver is enabled. If cleared, the driver transmits the PLL clock to the output. Otherwise, the PLL clock does not oscillate outside the PLL module.
				Note: Both PWRDN and OEN must be cleared to run the PLL.

Bit/Field	Name	Туре	Reset	Description		
11	BYPASS	R/W	1	PLL Bypass		
				the OSC so source. Oth	nether the system clock is de urce. If set, the clock that driv erwise, the clock that drives t d by the system divider.	es the system is the OSC
10	PLLVER	R/W	0	PLL Verifica	tion	
				timer is ena	rols the PLL verification timer bled and an interrupt is gener Otherwise, the verification tir	
9:6	XTAL	R/W	0xB	Crystal Valu	e	
					ecifies the crystal value attacl r this field is provided below.	ned to the main oscillator. The
				Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL
				0x0	1.000	reserved
				0x1	1.8432	reserved
				0x2	2.000	reserved
				0x3	2.4576	reserved
				0x4	3.579	545 MHz
				0x5	3.68	64 MHz
				0x6	4	MHz
				0x7	4.09	6 MHz
				0x8	4.91	52 MHz
				0x9	5	MHz
				0xA	5.12	2 MHz
				0xB	6 MHz (r	eset value)
				0xC	6.14	4 MHz
				0xD	7.372	28 MHz
				0xE	8	MHz
				0xF	8.19	2 MHz
5:4	OSCSRC	R/W	0x0	Oscillator Se	ource	
				Picks amon	g the four input sources for th	e OSC. The values are:
				Value Inpu	t Source	
					oscillator (default)	
					nal oscillator (default)	
					nal oscillator / 4 (this is neces	ssarv if used as input to PLL)
				0x3 rese		, , ,
3	IOSCVER	R/W	0	Internal Osc	illator Verification Timer	
				the verificati	trols the internal oscillator ver on timer is enabled and an int operative. Otherwise, the veri	errupt is generated if the timer

Bit/Field	Name	Туре	Reset	Description
2	MOSCVER	R/W	0	Main Oscillator Verification Timer
				This bit controls the main oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
1	IOSCDIS	R/W	0	Internal Oscillator Disable
				0: Internal oscillator (IOSC) is enabled.
				1: Internal oscillator is disabled.
0	MOSCDIS	R/W	1	Main Oscillator Disable
				0: Main oscillator is enabled.
				1: Main oscillator is disabled (default).

#### Table 6-2. PLL Mode Control

PWRDN	OEN	Mode
1	Х	Power down
0	0	Normal

# Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 65).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq \* (F + 2) / (R + 2)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000

Offset 0x064 Type RO, reset -

Type ite,	10301															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		· · ·		1	rese	rved	1		1				1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	C	DD	· ·	•			F		1	•	•		· ·	R		'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Bit/F	ield		Name		Туре		Reset	Descr	intion							
Ditti			Name		турс		Reset	DCSCI	iption							
31:	16	l	reserved		RO		0x0	compa	atibility v	vith futur	e produ	cts, the v	of a rese /alue of a operation	a reserve		
15:	14		OD		RO		-	PLL C	D Value	9						
								This fi	eld spec	cifies the	value s	upplied	to the PL	L's OD i	input.	
								Value	Descri	ption						
								0x0	Divide							
								0x1	Divide	by 2						
								0x2	Divide	by 4						
								0x3	Reserv	ved						
10	. –		F						) (alua							
13	.5		Г		RO		-	PLL F								
								This fi	eld spec	cifies the	value s	upplied	to the PL	L's F inp	out.	
4:	0		R		RO		-	PLL R	Value							
								This fi	eld spec	cifies the	value s	upplied	to the PL	L's R in	put.	

# Register 10: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register is used to automatically switch from the main oscillator to the internal oscillator when entering Deep-Sleep mode. The system clock source is the main oscillator by default. When this register is set, the internal oscillator is powered up and the main oscillator is powered down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode.

Type R/W	pe R/W, reset 0x0780.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		l	1				1	reser	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	T		<b> </b>		I	reserved					1			IOSC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descri	iption							
31	:1		reserved	l	RO		0x0	compa	atibility w	/ith futur	e produ	cts, the v	of a rese alue of a operation	a reserv	•	
0			IOSC		R/W		0 IOSC Clock Source									
									set, forc CSRC fiel		to be cl	ock sour	ce durin	g Deep-9	Sleep (o	verrides

Deep Sleep Clock Configuration (DSLPCLKCFG) Base 0x400F.E000

Offset 0x144

# Register 11: Clock Verification Clear (CLKVCLR), offset 0x150

This register is provided as a means of clearing the clock verification circuits by software. Since the clock verification circuits force a known good clock to control the process, the controller is allowed the opportunity to solve the problem and clear the verification fault. This register clears all clock verification faults. To clear a clock verification fault, the VERCLR bit must be set and then cleared by software. This bit is not self-clearing.

	Diffset 0x150 Type R/W, reset 0x0000.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	· · ·	ı ا	r		1	rese	rved		1	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1					1	reserved	1			1	1	1	1	VERCLR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Bit/F		Ū	Name	Ū	Туре		Reset	Descri		RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0				Ū		
31	:1	r	eserved		RO		0	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	value of	a reserv	•	
0		١	/ERCLR		R/W		0	Clock	Verificat	tion Clea	ar					
Clears clock verification faults.																

Clock Verification Clear (CLKVCLR) Base 0x400F.E000

# Register 12: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160

This register is provided as a means of allowing the LDO to reset the part if the voltage goes unregulated. Use this register to choose whether to automatically reset the part if the LDO goes unregulated, based on the design tolerance for LDO fluctuation.

Allow Unregulated LDO to Reset the Part (LDOARST)

Base 0x400F.E000

Offset 0x160 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1				1	Rese	erved		1	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		1 1 1		1	Reserved			1	1	1	1	I	LDOARST
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:1	I	Reserved	ł	RO		0	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit shoup reserved across a read-modify-write operation.								
0		L	DOARS	Г	R/W		0	LDO F	Reset							
								When	set, allo	ws unr	egulated	l LDO ou	tput to r	eset the	part.	

November 29, 2007

#### Register 13: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, and package type.

po no,	004 reset -															
I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			ĒR				ÂM						TNO			-
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reser	rved					TEMP		Pł	I KG I	ROHS	QL	IAL
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO -	RO -
Bit/F	ield		Name		Туре	I	Reset	Descri	ption							
31:	28		VER		RO		0x0	DID1 \	/ersion							
								is num	eric. Th		of the v			ion. The led as fol		
								Value	Descri	ption						
								0x0		DID1 reg nnn devi		mat defi	nition, in	idicating	a Stella	ris
27:	24		FAM		RO		0x0	Family								
								Lumina	ary Mic		ct portfo	lio. The		ne device encoded		
								Value	Descri	ption						
								0x0	Stellar	is family		ocontolle starting		is, all dev 3S.	vices wi	th
									extern	ai part in						
23:	16		PARTNO		RO		0x01	Part N								
23:	16		PARTNO		RO		0x01	This fie	umber eld prov	rides the	part nui			ce within gs are res		
23:	16		PARTNO		RO		0x01	This fie value i	umber eld prov	rides the led as fo	part nui					
23:	16	l	PARTNO		RO		0x01	This fie value i Value	umber eld prov s encoo	rides the ded as fo ption	part nui					

Bit/Field	Name	Туре	Reset	Description
7:5	TEMP	RO	0x1	Temperature Range This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved): Value Description 0x1 Industrial temperature range (-40°C to 85°C)
4:3	PKG	RO	0x0	Package Type This field specifies the package type. The value is encoded as follows (all other encodings are reserved): Value Description 0x0 28-pin SOIC package
2	ROHS	RO	1	RoHS-Compliance This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification StatusThis field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):Value Description0x0 Engineering Sample (unqualified)0x1 Pilot Production (unqualified)0x2 Fully Qualified

#### Register 14: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

400F.E00 008	0														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	1				ı	I SRA	I MSZ	1		1	1			
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1					1	FLAS	SHSZ	1	I	1			I	•
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
U	0	0	U	0	0	U	0	U	0	0	0	0	U	1	1
Field		Name		Туре	I	Reset	Descr	ription							
:16	9	SRAMSZ	-	RO	0	x0007	SRAM	/I Size							
							Indica	ites the	size of th	ie on-ch	ip SRAN	/I memor	у.		
							Value	e Desc	cription						
							0x000	07 2 KB	of SRA	М					
5:0	F	LASHSZ	Z	RO	0	x0003	Flash	Size							
							Indica	ites the	size of th	ne on-ch	ip flash i	memory.			
							Value	e Desc	cription						
										ı					
	400F.E00 008 , reset 0x 31 RO 0 15 RO 0 15 Field 16	400F.E000 008 , reset 0x0007.000 31 30 RO RO 0 0 15 14 RO RO 0 0 15 14 1 RO RO 0 0 15 14 1 1 1 1 1 1 1 1 1 1 1 1 1	008     31     30     29       31     30     29       RO     RO     RO       0     0     0       15     14     13       RO     RO     RO       0     0     0       15     14     13       Image: State of the	400F.E000         008         , reset 0x0007.0003         31       30       29       28         RO       RO       RO       RO         15       14       13       12         RO       RO       RO       RO         0       0       0       0         15       14       13       12         RO       RO       RO       RO         0       0       0       0         16       SRAMSZ	400F.E000         008         , reset 0x0007.0003         31       30       29       28       27         RO       RO       RO       RO       RO         15       14       13       12       11         RO       RO       RO       RO       0       0         15       14       13       12       11         RO       RO       RO       RO       0         0       0       0       0       0       0         16       SRAMSZ       RO       RO       RO	400F.E000         008         , reset 0x0007.0003         31       30       29       28       27       26         RO       RO       RO       RO       RO       RO       RO       RO         No       RO       RO       RO       RO       RO       RO       RO       0       0         15       14       13       12       11       10       11       10         RO       RO       RO       RO       RO       RO       0       0       0         80       RO       RO       RO       RO       RO       0       0       0         16       SRAMSZ       RO       0       0       0       0       0       0	400F.E000         008         , reset 0x0007.0003         31       30       29       28       27       26       25         RO       RO       RO       RO       RO       RO       RO       RO       RO         0       0       0       0       0       0       0       0       0         15       14       13       12       11       10       9         RO       RO       RO       RO       RO       RO       RO         0       0       0       0       0       0       0         15       14       13       12       11       10       9         RO       RO       RO       RO       RO       0       0         0       0       0       0       0       0       0       0         Tield       Name       Type       Reset       16       SRAMSZ       RO       0x0007	400F.E000       31       30       29       28       27       26       25       24         RO       RO	A00F.E000 008 , reset 0x0007.0003       31       30       29       28       27       26       25       24       23         RO       RO<	AUDF.E000 008 , reset 0x0007.0003       31       30       29       28       27       26       25       24       23       22         RO       RO<	AUDF.E000 008 , reset 0x0007.0003       31       30       29       28       27       26       25       24       23       22       21         RO       RO<	tooFE000 008 reset 0x0007.0003       29       28       27       26       25       24       23       22       21       20         RO       RO <td>MOFEO00 008 reset 0x0007.0003       31       30       29       28       27       26       25       24       23       22       21       20       19         RO       RO</td> <td>31       30       29       28       27       26       25       24       23       22       21       20       19       18         RO       <t< td=""><td>NOFEOOD 008 reset 0x0007.0003       31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         RO       RO</td></t<></td>	MOFEO00 008 reset 0x0007.0003       31       30       29       28       27       26       25       24       23       22       21       20       19         RO       RO	31       30       29       28       27       26       25       24       23       22       21       20       19       18         RO       RO <t< td=""><td>NOFEOOD 008 reset 0x0007.0003       31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         RO       RO</td></t<>	NOFEOOD 008 reset 0x0007.0003       31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         RO       RO

Device Capabilities 1 (DC1)

Base 0x400F.E000

#### Register 15: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: PWM, ADC, Watchdog timer, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

Offset 0x0 Type RO,		0000.901	F													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					•	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		MINS	YSDIV	1			•	reserved				PLL	WDT	swo	SWD	JTAG
Type Reset	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	16	r	reserved	l	RO		0	compa	atibility v		e produ	cts, the	value of	erved bit a reserv n.		
15:12 MINSYSDIV RO 0x9 System Clock Divider																
15:12       MINSYSDIV       RO       0x9       System Clock Divider         Minimum 4-bit divider value for system clock. The reset value is hardware-dependent. See the RCC register for how to change system clock divisor using the SYSDIV bit.																
								Value	Descri	ption						
								0x9	Specif	ies a 20-	-MHz clo	ock with	a PLL d	ivider of	10.	
11:	:5	r	reserved		RO		0	compa	atibility v		e produ	cts, the	value of	erved bit a reserv n.	•	
4			PLL		RO		1	PLL P	resent							
								When prese		icates th	at the o	n-chip P	hase Lo	cked Lo	op (PLL)	is
3	•		WDT		RO		1	Watch	idog Tirr	ner Prese	ent					
								When	set, ind	icates th	at a wa	chdog ti	imer is p	resent.		
2	2		SWO		RO		1	SWO	Trace P	ort Pres	ent					
								When prese		icates th	at the S	erial Wi	re Outpu	it (SWO)	trace po	ort is
1			SWD		RO		1	SWD	Present							
								When	set, ind	icates th	at the S	erial Wi	re Debug	gger (SV	/D) is pr	esent.

Bit/Field	Name	Туре	Reset	Description
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

Device Capabilities 2 (DC2)

Base 0x400F.E000

#### Register 16: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	rese	rved	ľ		COMP1	COMP0			rese	erved		1	TIMER1	TIMERO
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1		r	reserved	ı				r	SSI0		reserved	ſ	UARTO
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1
Bit/F	ield		Name		Туре	F	Reset	Descri	iption							
31:	26	I	reserved		RO		0	compa	atibility v	vith futur	e produ		alue of	erved bit. a reserv on.	•	
25 COMP1 RO 1 Analog Comparator 1 Present																
								When	set, ind	icates th	at analo	og compa	arator 1	is prese	nt.	
24	4		COMP0		RO		1	Analo	g Compa	arator 0	Present					
								When	set, ind	icates th	at analo	og compa	arator 0	is presei	nt.	
23:	18	I	reserved		RO		0	compa	atibility v	vith futur	e produ		alue of	erved bit. a reserv on.		
17	7		TIMER1		RO		1	Timer	1 Prese	nt						
								When	set, ind	icates th	at Gene	eral-Purp	ose Tin	ner modu	le 1 is p	resent
10	6		TIMER0		RO		1	Timer	0 Prese	nt						
								When	set, ind	icates th	at Gene	eral-Purp	ose Tin	ner modu	le 0 is p	resent
15	:5	I	reserved		RO		0	compa	atibility v	vith futur	e produ		alue of	erved bit. a reserv on.		
4	ŀ		SSI0		RO		1	SSI0 F	Present							
								When	set, ind	icates th	at SSI r	nodule 0	is pres	ent.		
3:	1	I	reserved		RO		0	compa	atibility v	vith futur	e produ		alue of	erved bit. a reserv	•	

Bit/Field	Name	Туре	Reset	Description
0	UART0	RO	1	UART0 Present
				When set, indicates that UART module 0 is present.

#### Register 17: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

#### Device Capabilities 3 (DC3)

Base 0x400F.E000 Offset 0x018 Type RO, reset 0x8100.03C0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	32KHZ			rese	rved		1	CCP0				rese	rved						
Type Reset	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			rese	rved	, ,		C1MINUS	C00	COPLUS	C0MINUS		•	rese	rved					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Bit/F	ield		Name		Туре		Reset	Desci	ription										
3	1		32KHZ		RO		1	32KH	z Pin Pr	esent									
								Wher	i set, ind	icates tha	at the 3	2KHz pir	n is pres	ent.					
30::	25		reserved		RO		0	compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
24	4		CCP0		RO														
								Wher	n set, ind	icates tha	at Captı	ure/Com	pare/PW	/M pin 0	is prese	ent.			
23:	10	l	reserved		RO		0	comp	atibility v	uld not re vith future oss a rea	e produ	cts, the v	alue of	a reserv					
9		C	C1MINUS	6	RO		1	C1- P	in Prese	ent									
								When	ı set, indi	cates tha	it the an	alog con	nparator	1 (-) inpi	ut pin is p	present.			
8			C0O		RO		1	C0o F	Pin Prese	ent									
								Wher	n set, ind	icates tha	at the ar	nalog cor	mparato	r 0 outpu	ıt pin is p	present.			
7			COPLUS		RO		1	C0+ F	Pin Prese	ent									
								When	ı set, indi	cates tha	t the an	alog com	parator	0 (+) inp	ut pin is p	present.			
6		C	COMINUS	6	RO		1	C0- P	in Prese	ent									
								Wher	ı set, indi	cates tha	it the an	alog con	nparator	0 (-) inpi	ut pin is p	present.			
5:	0	l	reserved		RO		0	comp	atibility v	uld not re vith future oss a rea	e produ	cts, the v	alue of	a reserv	•				

#### Register 18: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of GPIOs in the specific device. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

Type RO	reset 0	x0000.00	07													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			I			rese	I			1	1	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		· ·	1		reserved					•	1	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1
Reset	U	0	0	U	0	0	U	U	0	U	U	U	U	I	I	I
Bit/F	ield	Name Type Res reserved RO 0						Descr	iption							
31	:3		reserved		RO		0	compa	atibility w	ith futur	e produ	ne value icts, the ify-write	value of	a reserv		
2			GPIOC		RO		1	GPIO	Port C F	Present						
														-		
								when	set, indi	cates in	al GPIC	D Port C	is prese	nı.		
1			GPIOB		RO		1	GPIO	Port B F	Present						
								When	set, indi	cates th	at GPIC	D Port B	is prese	nt.		
0			GPIOA		RO		1	GPIO	Port A F	Present						
								When	set indi	icates th	at GPI	D Port A	is nrese	nt		
								**IICII	56t, indi	outes in		STORA	io piese			

Device Capabilities 4 (DC4) Base 0x400F.E000 Offset 0x01C Type RO, reset 0x0000.0007

#### Register 19: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

		CK Gali		uonte	JISIEI U	(1000	,0,									
Base 0x4 Offset 0x Type R/W	100		40													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1		ì	rese	rved				1		1 1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1			rese	erved	1	,				WDT		reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Dit/E	iold		Namo		Туре	c	Reset	Descr	intion							
DIVI	ieiu		Name		Type	ſ	10301	Desci	iption							
31:	Bit/Field Name 31:4 reserved				RO		0	compa		ith futur	e produc	cts, the v	alue of	a reserv	t. To provi ved bit sh	
3			WDT		R/W		0	WDT	Clock Ga	ating Co	ntrol					
								receiv	es a cloo ed. If the	ck and fu	unctions	. Otherw	ise, the	unit is u	If set, the unclocked unit gene	and
2:	0	I	reserved		RO		0	compa		ith futur	e produc	cts, the v	alue of	a reserv	t. To provi ved bit sh	

Run Mode Clock Gating Control Register 0 (RCGC0)

# Register 20: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Type R/W	/, reset	0x00	00004	0													
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· · ·	r		1	rese	rved	r	1	1	1		1 1	
Туре	RO		RO	RO	RO	RO	RO	RO	RO	RO							
Reset	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	l				res	erved	•		•		•	WDT		reserved	
Туре	RO 0		RO 0	RO 0	RO 0	RO	R/W	RO 0	RO 0	RO							
Reset	0		0	0	U	U	0	0	0	U	U	0	0	0	0	U	0
Bit/Field Name Type Reset							Descr	iption									
31:						RO		0	compa	atibility v	vith futur	e produ	cts, the		a reser	t. To provi ved bit sh	
3				WDT		R/W		0	WDT	Clock G	ating Co	ntrol					
	3 WDT								receiv	es a clo ed. If the	ck and f	unctions	. Otherv	vise, the	unit is i	If set, the unclocked unit gen	d and
2:0	0		r	eserved	I	RO		0	compa	atibility v	vith futur	e produ	cts, the		a reserv	t. To provi ved bit sh	

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Base 0x400F.E000 Offset 0x110

+ 0.00000040

Base 0x400F.E000

# Register 21: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x Type R/W		)x0000	00040														
	31	30	0	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	ľ	ľ		r		1	rese	ved			i			1 1	
Туре	RO	R	0	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	I		I	res	erved	ı ı					WDT		reserved	
Туре	RO	R		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Reset0000Bit/FieldName31:4reserved					Type RO		Reset 0		are shou						. To prov	
3	31:4 reserved					R/W		0	preser	ved acr		ad-modi		alue of a operation		ed bit sh	ould be
J	3 WDT							0	This b receive	it contro es a clo ed. If the	ls the clo ck and fu	ock gatir unctions	. Otherw	ise, the	unit is u	If set, the inclocked unit gen	and
2:	0		res	served		RO		0								. To prov red bit sh	

preserved across a read-modify-write operation.

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

#### Register 22: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x7 Type R/W	104		0		,	(	• • • •									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		rese	rved	r		COMP1	COMP0			rese	erved		1	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					'	reserved			l			SSI0		reserved		UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
Bit/Fi	ield		Name		Туре		Reset	Descri	ption							
31:2	26	r	reserved		RO		0	compa	atibility w	vith futur	e produ		alue of	erved bit. a reservo on.		
25	5	(	COMP1		R/W		0	Analog	g Compa	arator 1	Clock G	ating				
								receiv	es a clo ed. If the	ck and fi	unctions	. Otherw	ise, the	mparator e unit is u es to the u	nclocke	d and
24	1	(	COMP0		R/W		0	Analog	g Compa	arator 0	Clock G	ating				
								receiv	es a clo ed. If the	ck and fi	unctions	. Otherw	ise, the	mparator e unit is u es to the u	nclocke	d and
23:	18	r	reserved		RO		0	compa	atibility w	vith futur	e produ		alue of	erved bit. a reservo on.		
17	7	-	TIMER1		R/W		0	Timer	1 Clock	Gating	Control					
								If set, uncloc	the unit ked and	receives	a clock d. If the	and fun	ctions.	Purpose T Otherwis ed, reads	e, the u	nit is

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

a bus fault.

# Register 23: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x7 Type R/W		0x00	000000	D													
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		reser	rved			COMP1	COMP0	l		rese	rved		•	TIMER1	TIMER0
Type Reset	RO 0	l	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
_	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1		ſ	reserved	1					SSI0		reserved		UART0
Туре	RO		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	R/W
Reset	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield			Name		Туре	F	Reset	Descri	ption							
31:2	26		re	eserved		RO		0	compa	atibility w	vith futur	e produ		alue of	erved bit. a reservon.	•	
25	5		C	COMP1		R/W		0	Analog	g Compa	arator 1	Clock G	ating				
									receiv	es a clo ed. If the	ck and f	unctions	Otherw	ise, the	nparator e unit is u es to the u	nclocke	d and
24	1		C	COMP0		R/W		0	Analog	g Compa	arator 0	Clock G	ating				
									receiv	es a clo ed. If the	ck and f	unctions	Otherw	ise, the	mparator e unit is u es to the u	nclocke	d and
23:	18		re	eserved		RO		0	compa	atibility w	vith futur	e produ		alue of	erved bit. a reservon.		
17	7		Т	IMER1		R/W		0	Timer	1 Clock	Gating	Control					
									lf set, uncloc	the unit ked and	receives	a clock d. If the	and fun	ctions.	Purpose ⊺ Otherwis ed, reads	e, the ui	nit is

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Base 0x400F.E000 Offset 0x114

Bit/Field	Name	Туре	Reset	Description
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

a bus fault.

### Register 24: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x2 Type R/W	124		00													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	rese	rved	· · ·		COMP1	COMP0			rese	rved		1	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	, , , , , , , , , , , , , , , , , , , ,		· ·	reserved	1	1				SSI0		reserved		UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:2	26	I	reserved		RO		0	compa		ith futur/	e produo	cts, the v	alue of	erved bit. a reserv on.	•	
25	5		COMP1		R/W		0	Analo	g Compa	arator 1	Clock G	ating				
								receiv	es a cloo ed. If the	ck and fu	unctions	Otherw	ise, the	nparator unit is u s to the u	nclocke	d and
24	1		COMP0		R/W		0	Analo	g Compa	arator 0	Clock G	ating				
								receiv	es a cloo ed. If the	ck and fu	unctions	Otherw	ise, the	nparator unit is u s to the u	nclocke	d and
23:	18	I	reserved		RO		0	compa		ith futur/	e produo	cts, the v	alue of	erved bit. a reserv on.	•	
17	7		TIMER1		R/W		0	Timer	1 Clock	Gating	Control					
								lf set, uncloo	the unit	receives I disable	a clock d. If the	and fun	ctions.	Purpose <sup>-</sup> Otherwis ed, reads	e, the u	nit is

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1) Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

a bus fault.

#### Register 25: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x4 Type R/W	108		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	Î		ſ		1 1	rese	erved		1	1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset			-				-							-	-	
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_							reserved							GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	ription							
31:	:3	1	reserved		RO		0	Softw	are shou	ld not re	ely on th	e value	of a rese	erved bit.	. To prov	vide
								•	atibility w		•				ed bit sh	ould be
2			GPIOC		R/W		0	Port C	C Clock C	Sating C	ontrol					
								clock	oit contro and func hit is uncl	tions. C	therwise	e, the un	it is uncl	ocked a	nd disat	oled. If
1			GPIOB		R/W		0	Port E	3 Clock C	Bating C	ontrol					
								clock	oit contro and func hit is uncl	tions. C	therwise	e, the un	it is uncl	ocked a	nd disat	oled. If
0			GPIOA		R/W		0	Port A	Clock C	Bating C	ontrol					
								clock	oit contro and func hit is uncl	tions. O	therwise	e, the un	it is uncl	ocked a	nd disat	oled. If

Run Mode Clock Gating Control Register 2 (RCGC2)

Base 0x400F.E000

Base 0x400F.E000 Offset 0x118

# Register 26: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x7 Type R/W		x0000000	00													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved			1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				reserved	1				1		GPIOC	GPIOB	GPIOA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	3	I	reserved		RO		0					e value cts, the			•	
								•	,		•	ify-write				
2			GPIOC		R/W		0	Port C	Clock C	Gating C	ontrol					
											0	ng for Po e, the un		-		
								the un	it is uncl	ocked, r	eads or	writes to	the unit	will gene	erate a b	us fault.
1			GPIOB		R/W		0	Port B	Clock C	Sating C	ontrol					
								clock	and fund	tions. O	therwise	ng for Po e, the un writes to	it is unc	locked a	nd disab	led. If
0			GPIOA		R/W		0	Port A	Clock C	Bating C	ontrol					
								clock	and fund	tions. O	therwise	ng for Po e, the un writes to	it is unc	locked a	nd disab	led. If

Sleep Mode Clock Gating Control Register 2 (SCGC2)

### Register 27: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x Type R/W		)x0000000	0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1				rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							reserved		. '					GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	 R/W 0
Resei	0	0	0	0	0	0	0	U	0	U	U	0	U	0	0	0
	iald		Nomo		Turne		Deast	Decer	intion							
Bit/F	leia		Name		Туре		Reset	Descr	iption							
31	:3	r	eserved	l	RO		0	Softw	are shou	ld not re	ly on th	e value (	of a rese	erved bit.	To prov	ride
									atibility w						ed bit sh	ould be
								prese	rved acro	oss a rea	aa-moai	ry-write	operatio	n.		
2			GPIOC		R/W		0	Port C	Clock C	Bating C	ontrol					
								This b	oit control	Is the clo	ock gatir	ng for Po	ort C. If s	set, the u	init rece	ives a
									and func			,				
								the un	iit is uncle	ocked, re	eads or v	writes to	the unit	will gene	erate a b	us fault.
1			GPIOB		R/W		0	Port E	Clock G	Bating Co	ontrol					
								This b	oit control	Is the clo	ock gatir	ng for Po	ort B. If s	set, the u	init recei	ves a
								clock	and func	tions. O	therwise	e, the un	it is uncl	ocked a	nd disab	led. If
								the un	iit is uncle	ocked, re	eads or v	writes to	the unit	will gene	erate a b	us fault.
0			GPIOA		R/W		0	Port A	Clock G	Bating Co	ontrol					
								This b	it control	Is the clo	ock gatir	ng for Po	ort A. If s	set, the u	init recei	ves a
								clock	and func	tions. O	therwise	e, the un	it is uncl	ocked a	nd disab	led. If
								the un	it is uncle	ocked, re	eads or v	writes to	the unit	will gene	erate a b	us fault.

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2) Base 0x400F.E000

#### Register 28: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Software Reset Control 0 (SRCR0) Base 0x400F.E000 Offset 0x040 Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				ì	rese	rved	Ì	I	ì	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		r r	res	erved	1	1	1	1	ì	WDT	Î	reserved	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31:	4		Name reserved		Type RO		Reset 0	compa prese	are shou atibility v rved acr	vith futur oss a re	re produ		value of	a reserv	t. To prov ved bit sh	
3			WDT		R/W		0	WDI	Reset C	ontrol						
								Reset	control	for Wate	chdog ur	nit.				
2:0	D		reserved		RO		0	compa	atibility v	vith futu	re produ		value of	a reserv	t. To prov ved bit sh	

#### Register 29: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1) Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		rese	rved			COMP1	COMP0			rese	rved	1	•	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'					reserved	1		1			SSI0		reserved		UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
Bit/Fi	eld		Name		Туре	F	Reset	Descri	iption							
31:2	26		reserved		RO		0	compa	atibility v		e produo	cts, the v	alue of	erved bit. a reserv on.	•	
25	i		COMP1		R/W		0	Analog	g Comp	1 Reset	Control					
								Reset	control	for analo	g comp	arator 1.				
24		COMP0 R/W 0 Analog Comp 0 Reset Control Reset control for analog comparator 0														
		Reset control for analog comparator 0.														
23:1	18															
17	,		TIMER1		R/W		0	Timer	1 Reset	Control						
								Reset	control	for Gene	ral-Purp	oose Tim	ier mod	ule 1.		
16	;		TIMER0		R/W		0	Timer	0 Reset	Control						
								Reset	control	for Gene	ral-Purp	oose Tim	ier mod	ule 0.		
15:	5		reserved		RO		0	compa	atibility v		e produ	cts, the v	alue of	erved bit. a reserv on.	•	
4			SSI0		R/W		0	SSI0 F	Reset Co	ontrol						
								Reset	control	for SSI u	nit 0.					
3:1	I		reserved		RO		0	compa	atibility v		e produo	cts, the v	alue of	erved bit. a reserv on.	•	
0			UART0		R/W		0	UART	0 Reset	Control						
								Reset	control	for UAR1	۲ unit 0.					

#### Register 30: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

Software Reset Control 2 (SRCR2) Base 0x400F.E000 Offset 0x048 Type R/W, reset 0x00000000


	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved		1	1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	I	· ·		reserved			1	I	1	1	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:3		reserved		RO		0	compa	atibility v	vith futur	e produ	ne value icts, the ify-write	value of	a reserv		
2	!		GPIOC		R/W		0	Port C	Reset	Control						
								Reset	control	for GPIC	) Port C	).				
1			GPIOB		R/W		0	Port B	Reset	Control						
								Reset	control	for GPIC	) Port B	l.				
0	1		GPIOA		R/W		0	Port A	Reset	Control						
								Reset	control	for GPIC	D Port A	۱.				

### 7 Internal Memory

The LM3S101 microcontroller comes with 2 KB of bit-banded SRAM and 8 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

### 7.1 Block Diagram

#### Figure 7-1. Flash Block Diagram



### 7.2 Functional Description

This section describes the functionality of both the flash and SRAM memories.

#### 7.2.1 SRAM Memory

The internal SRAM of the Stellaris<sup>®</sup> devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset \* 32) + (bit number \* 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 \* 32) + (3 \* 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.* 

#### 7.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 317 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

#### 7.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

#### 7.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed. The contents of the memory block are prohibited from being accessed as data and traversing the DCode bus.

The policies may be combined as shown in Table 7-1 on page 99.

FMPPEn	FMPREn	Protection
0		Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0		Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence.

#### 7.2.2.3 Flash Protection by Disabling Debug Access

Flash memory may also be protected by permanently disabling access to the Debug Access Port (DAP) through the JTAG and SWD interfaces. This is accomplished by clearing the DBG field of the **FMPRE** register.

**Flash Memory Protection Read Enable** (DBG field): If set to 0x2, access to the DAP is enabled through the JTAG and SWD interfaces. If clear, access to the DAP is disabled. The DBG field programming becomes permanent, and irreversible, after a commit sequence is performed.

In the initial state, provided from the factory, access is enabled in order to facilitate code development and debug. Access to the DAP may be disabled at the end of the manufacturing flow, once all tests have passed and software loaded. This change will not take effect until the next power-up of the device. Note that it is recommended that disabling access to the DAP be combined with a mechanism for providing end-user installable updates (if necessary) such as the Stellaris boot loader.

Important: Once the DBG field is cleared and committed, this field can never be restored to the factory-programmed value—which means JTAG/SWD interface to the debug module can never be re-enabled. This sequence does NOT disable the JTAG controller, it only disables the access of the DAP through the JTAG or SWD interfaces. The JTAG interface remains functional and access to the Test Access Port remains enabled, allowing the user to execute the IEEE JTAG-defined instructions (for example, to perform boundary scan operations).

If the user will also be using the **FMPRE** bits to protect flash memory from being read as data (to mark sets of 2 KB blocks of flash memory as execute-only), these one-time-programmable bits should be written at the same time that the debug disable bits are programmed. Mechanisms to execute the one-time code sequence to disable all debug access include:

Selecting the debug disable option in the Stellaris boot loader

 Loading the debug disable sequence into SRAM and running it once from SRAM after programming the final end application code into flash

#### 7.3 Flash Memory Initialization and Configuration

This section shows examples for using the flash controller to perform various operations on the contents of the flash memory.

#### 7.3.1 Changing Flash Protection Bits

As discussed in "Flash Memory Protection" on page 98, changes to the protection bits must be committed before they take effect. The sequence below is used change and commit a block protection bit in the **FMPRE** or **FMPPE** registers. The sequence to change and commit a bit in software is as follows:

- 1. The Flash Memory Protection Read Enable (FMPRE) and Flash Memory Protection Program Enable (FMPPE) registers are written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 103) bit 0 is set to 1 if the FMPPE register is to be committed; otherwise, a 0 commits the FMPRE register.
- 3. The Flash Memory Control (FMC) register (see page 105) is written with the COMT bit set. This initiates a write sequence and commits the changes.

There is a special sequence to change and commit the DBG bits in the **Flash Memory Protection Read Enable (FMPRE)** register. This sequence also sets and commits any changes from 1 to 0 in the block protection bits (for execute-only) in the **FMPRE** register.

- 1. The Flash Memory Protection Read Enable (FMPRE) register is written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 103) is written with a value of 0x900.
- 3. The Flash Memory Control (FMC) register (see page 105) is written with the COMT bit set. This initiates a write sequence and commits the changes.

Below is an example code sequence to permanently disable the JTAG and SWD interface to the debug module using Luminary Micro's DriverLib peripheral driver library:

```
// programming of the FMPRE register.
//
HWREG(FLASH_FMA) = 0x900;
HWREG(FLASH_FMC) = (FLASH_FMC_WRKEY | FLASH_FMC_COMT);
//
// Wait until the operation is complete.
//
while (HWREG(FLASH_FMC) & FLASH_FMC_COMT)
{
}
```

#### 7.3.2 Flash Programming

}

The Stellaris<sup>®</sup> devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

#### 7.3.2.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the FMA register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

#### 7.3.2.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the FMC register.
- 3. Poll the **FMC** register until the **ERASE** bit is cleared.

#### 7.3.2.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the **FMC** register until the MERASE bit is cleared.

#### 7.4 Register Map

Table 7-2 on page 102 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USER\_DBG**, and **USER\_REGn** registers are relative to the System Control base address of 0x400F.E000.

Offset	Name	Туре	Reset	Description	See page							
Flash Control Offset												
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	103							
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	104							
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	105							
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	107							
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	108							
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	109							
System C	ontrol Offset											
0x130	FMPRE	R/W	0x8000.000F	Flash Memory Protection Read Enable	111							
0x134	FMPPE	R/W	0x0000.000F	Flash Memory Protection Program Enable	112							
0x140	USECRL	R/W	0x13	USec Reload	110							

#### Table 7-2. Flash Register Map

### 7.5 Flash Register Descriptions (Flash Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

#### Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

#### Offset 0x000 Type R/W, reset 0x0000.0000 25 24 16 31 30 29 28 27 26 23 22 21 20 19 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 6 5 3 2 0 8 7 4 1 OFFSET reserved Туре RO RO RO R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description Software should not rely on the value of a reserved bit. To provide 31:13 reserved RO 0x0 compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. Address Offset 12:0 OFFSET R/W 0x0 Address offset in flash where operation is performed.

Flash Memory Address (FMA) Base 0x400F.D000

#### Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flash Memory Data (FMD)																
Offset 0x	Base 0x400F.D000 Offset 0x004 Type R/W, reset 0x0000.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		1			1		TA						1	·
					1								1			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0			R/W 0						
								R/W	R/W							
	0					0		R/W	R/W 0							
Reset	o ïeld		0		0	0	0	R/W 0	R/W 0							

November 29, 2007

#### Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 103). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 104) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Flash M Base 0x4 Offset 0x0 Type R/W	00F.D00	00	ol (FMC)	)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1 1		і і		1	I WR	I KEY					1 1				
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1. J.				res	erved						СОМТ	MERASE	ERASE	WRITE		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/F	ield		Name		Туре		Reset	Descr	ription									
31:	16		WRKEY		WO		0x0	Flash Write Key										
								This field contains a write key, which is used to minim of accidental flash writes. The value 0xA442 must be field for a write to occur. Writes to the <b>FMC</b> register w value are ignored. A read of this field returns the value							ritten in nout this	to this		
15	:4		reserved		RO		0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
3			COMT		R/W		0	Comn	nit Regis	ter Valu	е							
								Commit (write) of register value to nonvolatile storage. A write of 0 has no effect on the state of this bit.										
						If read, the state of the previous commit access is previous commit access is complete, a 0 is return commit access is not complete, a 1 is returned.							turned; o	•				
								This c	an take	up to 50	μs.							
2			MERASE	E	R/W		0	Mass	Mass Erase Flash Memory									
									bit is set of 0 has	-		,		device is	all eras	ed. A		
								previc	ous mass	s erase a	access is	s comple	ete, a 0	iccess is is returne ete, a 1 is	d; othe	wise, if		
								This c	an take	up to 25	0 ms.							

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of <b>FMA</b> is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in <b>FMD</b> is written into the location as specified by the contents of <b>FMA</b> . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 up

This can take up to 50 µs.

#### Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	r	і і		1	rese	rved	, ,		1		1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reper	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1		1 I	10	1	erved	i	<del>ر آر</del>	Ū	1		1	PRIS	ARIS		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Bit/F	ield		Name		Туре		Reset	Descr	iption									
31	:2	reserved			RO		0x00	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
1			PRIS		RO		0	Progra	Programming Raw Interrupt Status									
	This bit indicates the current state of programming cycle completed; if cle not completed. Programming cycles generated through the <b>Flash Memo</b> page 105).										l; if clear cycles ar	ed, the p re either	orogram write or	ming cyo erase a	cle has			
C	)		ARIS		RO		0	Acces	s Raw	nterrupt	Status							
								This bit indicates if the flash was improperly accessed. If set, the program tried to access the flash counter to the policy as set in the <b>Flash Memory Protection Read Enable (FMPREn)</b> and <b>Flash Memory Protection Program Enable (FMPPEn)</b> registers. Otherwise, no access has tried to improve the flash										

to improperly access the flash.

#### Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM) Base 0x400F.D000 Offset 0x010 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1 1	I	1 1 1		1	rese	rved	i i		1	1	r	T			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		T	1				res	erved				1	1	1	PMASK	AMASK		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/F	ield		Name		Туре		Reset	Descri	iption									
31	:2	reserved			RO		0x00	Software should not rely on the value of a reserve compatibility with future products, the value of a re preserved across a read-modify-write operation.										
1			PMASK		R/W	R/W 0 Programming In						ıpt Mask						
This bit controls th to the controller. If to the controller. Of the controller.								er. If set,	a prog	ramming	-generat	ed inter	rupt is pr	omoted				
0			AMASK		R/W		0	Access Interrupt Mask										
								contro	ller. If se ller. Oth	et, an ac	cess-ge	of the ac enerated ts are rec	interrup	t is pron	noted to	the		

17

RO

0

1

PMISC

R/W1C

0

18

RO

0

2

RO

0

16

RO

0

0

AMISC

R/W1C

0

### Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Base 0x400F.D000 Offset 0x014 Type R/W1C, reset 0x0000.0000 28 26 25 24 22 31 30 29 27 23 21 20 19 reserved RO 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 12 10 13 11 9 8 7 6 5 4 3 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Туре Reset Description 31:2 RO 0x00 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 1 PMISC R/W1C 0 Programming Masked Interrupt Status and Clear

This bit indicates whether an interrupt was signaled because a programming cycle completed and was not masked. This bit is cleared by writing a 1. The PRIS bit in the FCRIS register (see page 107) is also cleared when the PMISC bit is cleared.

0 Access Masked Interrupt Status and Clear

> This bit indicates whether an interrupt was signaled because an improper access was attempted and was not masked. This bit is cleared by writing a 1. The ARIS bit in the FCRIS register is also cleared when the AMISC bit is cleared.

#### 7.6 Flash Register Descriptions (System Control Offset)

R/W1C

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

Туре Reset

AMISC

Flash Controller Masked Interrupt Status and Clear (FCMISC)

0

### Register 7: USec Reload (USECRL), offset 0x140

**Note:** Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

USec R Base 0x4 Offset 0x7 Type R/W	00F.E00 140	0	RL)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			1		1	rese	rved	1		I	1		I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	1 1	rese	rved		ì	Ì		Î I		US	EC		Î	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1
	Reset 0 0 0 0 0 Bit/Field Name Ty				Type RO		Reset 0x00	Description Software should not rely on the value of a reserved bit. To provi compatibility with future products, the value of a reserved bit sh preserved across a read-modify-write operation.								
7:0 USEC R/W				0x13	MHz - progra	1 of the ammed.	e set to (	er clock		e flash is henever	-					

### Register 8: Flash Memory Protection Read Enable (FMPRE), offset 0x130

Note: Offset is relative to System Control base address of 0x400FE000.

Flash Memory Protection Read Enable (FMPRE)

This register stores the read-only protection bits for each 2-KB flash block (see the **FMPPE** registers for the execute-only protection bits). This register is loaded during the power-on reset sequence. The factory settingsare a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Base 0x400F.E000 Offset 0x130 Type R/W, reset 0x8000.000F 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 READ ENABLE R/W R/W Туре R/W Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 15 14 13 12 11 10 9 8 6 5 4 3 2 1 0 READ ENABLE R/W Type R/W R/W R/W 0 0 Reset 0 0 0 0 0 0 0 0 0 0 1 1 1 1 Bit/Field Description Name Туре Reset READ\_ENABLE 31:0 R/W 0x8000000F Flash Read Enable Each bit position maps 2 Kbytes of Flash to be read-enabled. Value Description

0x8000000F Enables 8 KB of flash.

Flash Memory Protection Program Enable (FMPPE)

### Register 9: Flash Memory Protection Program Enable (FMPPE), offset 0x134

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (see the **FMPRE** registers for the read-only protection bits). This register is loaded during the power-on reset sequence. The factory settings are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Base 0x400F.E000 Offset 0x134 Type R/W, reset 0x0000.000F 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 PROG ENABLE R/W R/W Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 15 14 13 12 11 10 9 8 6 5 4 3 2 1 0 PROG\_ENABLE R/W Type R/W R/W R/W R/W 0 Reset 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 Bit/Field Description Name Туре Reset 31:0 PROG\_ENABLE R/W 0x000000F Flash Programming Enable Each bit position maps 2 Kbytes of Flash to be write-enabled. Value Description

0x000000F Enables 8 KB of flash.

# 8 General-Purpose Input/Outputs (GPIOs)


The GPIO module is composed of three physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, and Port C, ). The GPIO module is FiRM-compliant and supports 2-18 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Programmable control for GPIO interrupts
  - Interrupt generation masking
  - Edge-triggered on rising, falling, or both
  - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Programmable control for GPIO pad configuration
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables

# 8.1 Block Diagram

### Figure 8-1. GPIO Module Block Diagram




# 8.2 Functional Description

Important: All GPIO pins are inputs by default (**GPIODIR=**0 and **GPIOAFSEL=**0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (**GPIOAFSEL=**1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-2 on page 115). The LM3S101 microcontroller contains three ports and thus three of these physical GPIO blocks.

#### Figure 8-2. GPIO Port Block Diagram



### 8.2.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

### 8.2.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 122) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


### 8.2.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 121) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 8-3 on page 116, where u is data unchanged by the write.

### Figure 8-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-4 on page 116.

#### Figure 8-4. GPIODATA Read Example



### 8.2.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 123)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 124)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 125)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 126).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 127 and page 128). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the GPIO Interrupt Clear (GPIOICR) register (see page 129).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

### 8.2.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 130), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

#### 8.2.4 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOPUR**, **GPIOPDR**, **GPIOPUR**, **GP** 

#### 8.2.5 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

### 8.3 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) default to general-purpose inut mode (**GPIODIR=**0 and **GPIOAFSEL=**0). Table 8-1 on page 117 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 8-2 on page 118 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Configuration	GPIO Reg	ister Bit Va	alue <sup>a</sup>							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	X	Х	X
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	X	X	X	X	Х	X
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?
Digital Input (Timer CCP)	1	X	0	1	?	?	X	X	Х	X
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	Х	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	Х	0	1	?	?	?	?	?	?
Analog Input (Comparator)	0	0	0	0	0	0	X	X	X	X

Table 8-1. GPIO Pad	<b>Configuration Examples</b>
---------------------	-------------------------------

Configuration GPIO Register Bit Value <sup>a</sup>										
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Output (Comparator)	1	X	0	1	?	?	?	?	?	?

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

#### Table 8-2. GPIO Interrupt Configuration Example

Register	Desired	Pin 2 Bit Va	lue <sup>a</sup>						
	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	X	X	X	X	X	0	X	Х
GPIOIBE	0=single edge 1=both edges	X	X	X	X	X	0	X	Х
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		X	x	x	X	1	X	X
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

## 8.4 Register Map

Table 8-3 on page 119 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.
- **Note:** The default reset value for the **GPIOAFSEL** register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of **GPIOAFSEL** for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

### Table 8-3. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	121
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	122
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	123
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	124
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	125
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	126
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	127
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	128
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	129
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	130
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	132
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	133
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	134
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	135
0x510	GPIOPUR	R/W	0x0000.00FF	GPIO Pull-Up Select	136
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	137
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	138
0x51C	GPIODEN	R/W	0x0000.00FF	GPIO Digital Enable	139
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	140
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	141
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	142
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	143
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	144
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	145
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	146
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	147
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	148
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	149
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	150
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	151

# 8.5 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

### Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 122).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

#### GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x000 Type R/W, reset 0x0000.0000

25 17 16 31 30 29 28 27 26 24 23 22 21 20 19 18 reserved Туре RO RC RO RO RO RO RO RO RO RC RC RC RC RC RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 5 3 2 0 DATA reserved RO RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Type 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 DATA R/W 0x00 **GPIO Data** This register is virtually mapped to 256 locations in the address space.

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines *ipaddr*[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by *ipaddr*[9:2] and are configured as outputs. See "Data Register Operation" on page 115 for examples of reads and writes.

### Register 2: GPIO Direction (GPIODIR), offset 0x400

The GPIODIR register is the data direction register. Bits set to 1 in the GPIODIR register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

#### GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x400 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•						rese	rved					•	•	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RO RO RO RO RO						T			ſ	I I Di	R	1	1	
Туре	RO							RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F					Туре	I	Reset	Descr	iption							
31	:8				RO 0x00		compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•		
7:	0		DIR		R/W		0x00	GPIO	Data Di	rection						
								The D	IR value	es are de	efined as	s follows:	:			

Value Description

Pins are inputs. 0

Pins are outputs. 1

### Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The GPIOIS register is the interrupt sense register. Bits set to 1 in GPIOIS configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

#### GPIO Interrupt Sense (GPIOIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x404 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			•	rese	rved	1	1			1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved RO RO RO RO RO RO								r	1	l IS	3	r	ı	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	n		IS		R/W		0x00		Interrup			iy-write t	speratio			
1.	0		10		1.7.00		0,00		s values			follows:				

- Edge on corresponding pin is detected (edge-sensitive). 0
- Level on corresponding pin is detected (level-sensitive). 1

### Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 123) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 125). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

#### GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x408 Type R/W, reset 0x0000.0000

Type R/W	, reset	0X0000.0	000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[		1	1	I	r r I		1	rese	i erved I	1		1			1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	rved		1	1		1 1		I IB	E	ſ	I	-	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре		Reset	Descr	iption								
31:8 reserved RO 0x00 Software should not rely on the compatibility with future product preserved across a read-modified of the company of				icts, the v	alue of	a reserv	•										
7:0	C		IBE		R/W		0x00	GPIO	Interrup	t Both E	dges						

The IBE values are defined as follows:

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 125).
- 1 Both edges on the corresponding pin trigger an interrupt.
  - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

### Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 123). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

#### GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x40C Type R/W, reset 0x0000.0000

туре к/м	v, reset u	X0000.00	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		r r		1	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•			1	I	V			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	eset 0 0 0 0 Bit/Field Name			Type F		Reset	Descr	Description								
31	:8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of a	a reserv		
7:	0		IEV		R/W		0x00	GPIO	Interrup	t Event						
								The I	EV value	es are de	efined as	s follows	:			

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

### Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The GPIOIM register is the interrupt mask register. Bits set to High in GPIOIM allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

#### GPIO Interrupt Mask (GPIOIM)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x410 Type R/W, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 11 10 9 8 6 2 14 7 4 3 5 1 IME reserved RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Reset Туре 31:8 RO 0x00 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 IME R/W 0x00 **GPIO** Interrupt Mask Enable

The IME values are defined as follows:

#### Value Description

- Corresponding pin interrupt is masked. 0
- Corresponding pin interrupt is not masked. 1

16

RO

0

0

R/W

0

### Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 126). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

#### GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x414 Type RO, reset 0x0000.0000

ype RO,		0000.000	00										
	31	30	29	28	27	26	25	24	23	22	21	20	
		1	•	1	1	1	1	rese	rved		I	T	1 1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	
		T	1	rese	erved	1	T	T		r	1	I R	I RIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	RIS	RO	0x00	GPIO Interrupt Raw Status

Reflects the status of interrupt trigger condition detection on pins (raw, prior to masking).

19

RO

0

3

RO

0

18

RO

0

2

RO

0

17

RO

0

1

RO

0

16

RO

0

0

RO

0

The  $\ensuremath{\mathtt{RIS}}$  values are defined as follows:


- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

### **Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418**

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

GPIOMIS is the state of the interrupt after masking.

#### GPIO Masked Interrupt Status (GPIOMIS)



1 Corresponding GPIO line asserting interrupt.

### Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

#### GPIO Interrupt Clear (GPIOICR) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x41C Type W1C, reset 0x0000.0000 31 29 28 27 26 25 24 23 22 21 20 19 17 16 30 18 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 IC. reserved RO RO RO RO RO RO RO RO W1C W1C W1C W1C W1C W1C W1C W1C Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description RO Software should not rely on the value of a reserved bit. To provide 0x00 31:8 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 IC W1C 0x00 **GPIO** Interrupt Clear The IC values are defined as follows:

Value Description

0 Corresponding interrupt is unaffected.

1 Corresponding interrupt is cleared.

### Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

Important: All GPIO pins are inputs by default (**GPIODIR=**0 and **GPIOAFSEL=**0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (**GPIOAFSEL=**1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris<sup>®</sup> microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

GPIO Alternate Function Select (GPIOAFSEL) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x420 Type R/W, reset 31 30 26 25 23 22 16 29 28 27 24 21 20 19 18 17 reserved RC RO RO RO RO RC RO RO RO Type 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 AFSEL reserved RO RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W Туре Reset 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Туре Reset 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select
				The AFSEL values are defined as follows:
				Value Description
				0 Software control of corresponding GPIO line (GPIO mode).
				<ol> <li>Hardware control of corresponding GPIO line (alternate hardware function).</li> </ol>
				Note: The default reset value for the <b>GPIOAFSEL</b> register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of <b>GPIOAFSEL</b> for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

### Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x500 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	i erved	i i		1		1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	T		1	Γ	DF	2V2	T	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit/F			Name		Туре		Reset	Descr	•						_	
31	:8		reserved	1	RO		0x00	compa	atibility v	vith futur	e produ	e value of the val	alue of	a reserv	•	
7:	7:0 DRV2 R/W 0xFF Output Pad 2-mA Drive Enable															
A write of 1 to either <b>GPIODR4[n]</b> or <b>GPIODR8[n]</b> clears the corresponding 2-mA enable bit. The change is effective on the sec clock cycle after the write.												second				

### Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x504 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		<b> </b>		1	rese	rved	1		· · · ·		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		1		DR	V4	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved	I	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:0 DRV4 R/W 0x00 Output Pad 4-mA										mA Driv	e Enabl	e				
A write of 1 correspondi																second

clock cycle after the write.

### Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x508 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		T	1		r I		1	rese	rved	r	1			1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	rved		1	1		1	T	DR	V8	1	I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W 0	
Reset	0	0	0	0	0	0	0	0 0 0 0 0 0 0 0									
Bit/F	it/Field Name Type Reset Description																
31:	:8		reserved	I	RO		0x00	compa	atibility v	vith futu	re produ	e value o cts, the v ify-write o	alue of	a reserv	•		
7:	0		DRV8		R/W		0x00 Output Pad 8-mA Drive Enable										
	A write of 1 to either <b>GPIODR2[n]</b> or <b>GPIODR4[n]</b> clears the corresponding 8-mA enable bit. The change is effective on the set												second				

clock cycle after the write.

### Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 139). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

#### GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x50C Type R/W, reset 0x0000.0000

| 31  | 30                       | 29  | 28   | 27   | 26   | 25   
  | 24   
  | 23   | 22  
   | 21  | 20  
   | 19  | 18  | 17  
   | 16  |
|---|--------------------------|---|--|--|--
--
---	---
---
---|---
---|---|---|
|   | I                        | г т<br>   |  |  |  | I  
  | rese   
  | rved   |   
   |   |   
   |   | 1   | 1   
   | 1   |
| RO  | RO                       | RO  | RO   | RO   | RO   | RO   
  | RO   
  | RO   | RO  
   | RO  | RO  
   | RO  | RO  | RO  
   | RO  |
| 0   | 0                        | 0   | 0  | 0  | 0  | 0  
  | 0  
  | 0  | 0   
   | 0   | 0   
   | 0   | 0   | 0   
   | 0   |
| 15  | 14                       | 13  | 12   | 11   | 10   | 9  
  | 8  
  | 7  | 6   
   | 5   | 4   
   | 3   | 2   | 1   
   | 0   |
|   | •                        |   | rese   | rved   |  | •  
  | 1  
  |  |   
   |   | O   
   | DE<br>L   | 1   | 1   
   |   |
| RO  | RO                       | RO  | RO   | RO   | RO   | RO   
  | RO   
  | R/W  | R/W   
   | R/W   | R/W   
   | R/W   | R/W   | R/W   
   | R/W<br>0  |
| 0   | 0                        | 0   | 0  | 0  | U  | 0  
  | 0  
  | 0  | 0   
   | 0   | 0   
   | 0   | 0   | 0   
   | 0   |
| <sub>iset 0 0 0 0</sub><br>Bit/Field Name |                          |   |  | Туре   | F  | Reset  
  | Descr  
  | iption   |   
   |   |   
   |   |   |   
   |   |
| 31:8 reserved                             |                          |   |  | RO   |  | 0x00   
  | compa  
  | atibility w  | vith futur  
   | e produ   | cts, the v  
   | alue of   | a reserv  | •   
   |   |
| 0   |                          | ODE   |  | R/W  |  | 0x00   
  |  
  |  |   
   |   |   
   | :   |   |   
   |   |
|   | RO<br>0<br>15<br>RO<br>0 | RO RO<br>0 0<br>15 14<br>RO RO<br>0 0<br>ield<br>:8 | RO         RO         RO           15         14         13           RO         RO         RO           0         0         0           ield         Name           :8         reserved | RO         RO< | RO         RO< | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO         RO         RO&lt;</td><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO         RO         RO&lt;</td><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<> | RO         RO< | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO       RO       <th< td=""></th<></td></th<> | RO       RO <th< td=""></th<> |

- 0 Open drain configuration is disabled.
- 1 Open drain configuration is enabled.

### Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The GPIOPUR register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in GPIOPUR automatically clears the corresponding bit in the GPIO Pull-Down Select (GPIOPDR) register (see page 137).

#### GPIO Pull-Up Select (GPIOPUR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x510 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		· · ·		1	rese	rved			1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	erved		1	1				Pl	I JE I		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit/F	Bit/Field Name				Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility v rved acr	/ith futur	e produ	cts, the v	alue of	a reserv	•	vide nould be
7:	0	PUE R/W 0xFF Pad Weak Pull-Up														
									e of 1 to es. The o				•	0		

November 29, 2007

enables. The change is effective on the second clock cycle after the write.

### Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 136).

#### GPIO Pull-Down Select (GPIOPDR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x514 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			т т 		· ·		1	rese	erved		1			1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	1		r	1	P[	DE	r	ľ	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		PDE		R/W		0x00	Pad V	Veak Pu	ll-Down	Enable					
									e of 1 to es. The o					-		

write.

### Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 134).

#### GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x518 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		1	1 1		rved		1	1		r	1	SI		r	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	U	0	0	U	0	0	0	0	0	0	0	0
Bit/F	/Field Name				Туре	F	Reset	Descr	iption							
31:	:8	reserved			RO		0x00	compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	0		SRL		R/W		0x00	Slew	Rate Lim	nit Enabl	e (8-mA	drive or	nly)			
								The S	rl value	es are de	efined as	s follows	:			

- 0 Slew rate control disabled.
- 1 Slew rate control enabled.

### Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

The **GPIODEN** register is the digital input enable register. By default, all GPIO signals are configured as digital inputs at reset. If a pin is being used as a GPIO or its Alternate Hardware Function, it should be configured as a digital input. The only time that a pin should not be configured as a digital input is when the GPIO pin is configured to be one of the analog input signals for the analog comparators.

#### GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0x51C Type R/W, reset 0x000.00FF

туре к/м	, reser u	10000.00	rr.													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			r 1		1	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	-				DE	ĒN			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descri	iption							
31:	8		reserved		RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	C		DEN		R/W		0xFF	Digital	Enable							
								The D	en value	es are de	efined as	s follows	:			

- 0 Digital functions disabled.
- 1 Digital functions enabled.

### Register 19: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GFIUF	enphei	anuen	uncation	14 (GP	TOPenp	mD4	)									
GPIO Por GPIO Por GPIO Por Offset 0xl Type RO,	rt B base: rt C base: FD0	0x4000. 0x4000.	5000 6000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			r r	1	1		1	rese	rved I	ı	1	1	1	ı		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved			•		1	1	PI	D4	I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	r	eserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
preserved across a read-modi 7:0 PID4 RO 0x00 GPIO Peripheral ID Register[7												':0]				

November 29, 2007

### Register 20: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 5 (GPIOPeriphID5)

GLIOT	enhue		luncation	15 (GF	OFent	JIID 5	)									
GPIO Por GPIO Por GPIO Por Offset 0xI Type RO,	rt B base rt C base FD4	0x4000 0x4000	.5000 .6000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		r r		ſ	rese	rved	i	i	ì	1	I I		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved PID5															
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field Name Type Reset Description																
com										vith futur	ely on th re produ ad-modi	cts, the v	value of	a reserv	•	
preserved across a read-modify-write 7:0 PID5 RO 0x00 GPIO Peripheral ID Register[15:8]												5:8]				

November 29, 2007

### Register 21: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

01101	enprie		luncation	10 (GF	OFent		)									
GPIO Por GPIO Por GPIO Por Offset 0xI Type RO,	rt B base rt C base FD8	0x4000 0x4000	.5000 .6000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			r i		r r		r	rese	rved	Ì	ì	ì	1 1	1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved PID6															
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field Name Type Reset Description																
com										vith futur	ely on the re produce ad-modi	cts, the v	value of	a reserv	•	
preserved across a read-modify- 7:0 PID6 RO 0x00 GPIO Peripheral ID Register[23:												23:16]				

November 29, 2007

### Register 22: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Poi GPIO Poi GPIO Poi Offset 0xl Type RO,	rt A base rt B base rt C base FDC	:: 0x4000 :: 0x4000 :: 0x4000	.5000				,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved														ı I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		reserved								PID7								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field		Name			Туре		Reset Descr			ription								
31:8		reserved			RO		0x00	compa	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.					•				
7:0		PID7			RO		0x00	GPIO	IO Peripheral ID Register[31:24]									

### Register 23: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Pol GPIO Pol GPIO Pol Offset 0xl Type RO,	rt A base rt B base rt C base FE0	e: 0x4000 e: 0x4000 e: 0x4000	).5000 ).6000	in u (Gr	riorenț	UUIIIU	)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	ſ	I			T	rese	rved		1	1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved								PID0								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	
Bit/Field		Name		Туре		Reset	Descr	Description									
31:8		reserved		RO		0x00	compa	atibility w	re should not rely on the value of a reserved bit. To provide tibility with future products, the value of a reserved bit should be ved across a read-modify-write operation.								
7:0		PID0			RO	RO 0x61		GPIO	O Peripheral ID Register[7:0]								
								Can b	Can be used by software to identify the presence of this peripheral.								

## Register 24: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO P	enprie	rai iden	itincatioi	II (GP	ropen	יו טוחכ	)										
GPIO Por GPIO Por GPIO Por Offset 0xl Type RO,	rt B base rt C base FE4	: 0x4000. : 0x4000.	5000 6000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		ï	1 1				1	rese	rved	ı		<b>i</b>	1	ı	1	Ì	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	· · ·	rese	rved		1	1		r		I Pl	I D1 I	r	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Bit/F	ield		Name		Туре		Reset	Descr	iption								
31:	:8	I	reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•		
7:	0		PID1		RO		0x00	GPIO	Periphe	ral ID R	egister[1	15:8]					
								Can b	e used l	oy softwa	are to id	entify the	e preser	ice of th	is periph	eral.	

November 29, 2007

## Register 25: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO F	enpne	erai ide	nuncauc	on ∠ (GF	ropen	onidz	)									
GPIO Por GPIO Por GPIO Por Offset 0xl Type RO,	rt B bas rt C bas FE8	e: 0x4000 e: 0x4000	0.5000 0.6000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	rved	1		1	1	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		1		PI	I D2 I	1	I	ſ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved	d	RO		0x00	compa	atibility v	vith futur	e produ	he value o ucts, the v dify-write o	value of	a reserv	•	
7:	0		PID2		RO		0x18	GPIO	Periphe	eral ID Re	egister[	23:16]				
								Can b	e used	by softwa	are to i	dentify the	e presei	nce of th	nis periph	neral.

## Register 26: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Pol GPIO Pol GPIO Pol Offset 0xl Type RO	rt A base: rt B base: rt C base: FEC	0x4000.4 0x4000.4 0x4000.	4000 5000 6000			,	,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1		1	rese	rved						T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	I			Γ	PI	D3		T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8	r	reserved		RO		0x00	compa	atibility w	ith futur	e produ		alue of	a reserv	To prov ved bit sh	vide nould be
7:	0		PID3		RO		0x01	GPIO	Periphe	ral ID Re	egister[3	1:24]				
								Can h	e used h	w softwa	are to id	ontify the		ce of th	is periph	neral
								Ganb		<i>y</i> 3011We		circley are	- presen		is peripi	iciai.

## **Register 27: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0**

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•				1	rese	erved		•	•		•		•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•					CI	D0	•	•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	intion							
Ditti			Nume		Type		10000	Deser	iption							
31:	:8		reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	value of	a reserv	•	
7:0	0		CID0		RO		0x0D	GPIO	PrimeC	ell ID Re	egister[7	:0]				
								Provid	the coffu	vara a et	brehnet	cross_ne	rinhoral	identific	ation ev	etom

Provides software a standard cross-peripheral identification system.

## Register 28: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		, , ,		1	rese	erved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	erved							CI	D1	•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produc	cts, the v	alue of	a reserv	•	
7:	0		CID1		RO		0xF0	GPIO	PrimeCe	ell ID Re	gister[1	5:8]				
								Provid	des softw	vare a st	andard o	cross-pe	ripheral	identific	ation sy	stem.

## Register 29: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10	1	1 1		rved		1	1		r <u> </u>	1	CI		-	r ·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility v	vith futur	ely on the e produc ad-modi	cts, the v	alue of	a reserv	•	
7:(	0		CID2		RO		0x05				egister[2: tandard (	•	ripheral	identific	ation sy	stem.

## Register 30: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 Offset 0xFFC Type RO, reset 0x0000.00B1

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					•	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		•	1		rved	10	1	1			, <u> </u>	CII		-	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO	RO 1	RO 0	RO 0	RO 0	RO
Reset	0	0	0	0	0	0	0	0	I	0	I	·	0	0	0	I
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produc	cts, the v	alue of	a reserv	•	
7:0	0		CID3		RO		0xB1	GPIO	PrimeCe	ell ID Re	egister[3	1:24]				
								Provid	les softw	vare a st	andard o	cross-pe	ripheral	identific	ation sy	stem.

# 9 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains two GPTM blocks (Timer0 and Timer1). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

The General-Purpose Timer Module is one timing resource available on the Stellaris<sup>®</sup> microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 30).

The following modes are supported:

- 32-bit Timer modes
  - Programmable one-shot timer
  - Programmable periodic timer
  - Real-Time Clock using 32.768-KHz input clock
  - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
  - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
  - Programmable one-shot timer
  - Programmable periodic timer
  - Software-controlled event stalling
- 16-bit Input Capture modes
  - Input edge count capture
  - Input edge time capture
- 16-bit PWM mode
  - Simple PWM mode with software-programmable output inversion of the PWM signal

## 9.1 Block Diagram

**Note:** In Figure 9-1 on page 153, the specific CCP pins available depend on the Stellaris<sup>®</sup> device. See Table 9-1 on page 153 for the available CCPs.






 Table 9-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	
Timer 1	TimerA	-	-
	TimerB	-	-

## 9.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 164), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 165), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 167). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

## 9.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the **GPTM TimerA Interval Load** (**GPTMTAILR**) register (see page 178) and the **GPTM TimerB Interval Load** (**GPTMTBILR**) register (see page 179). The prescale counters are initialized to 0x00: the **GPTM TimerA Prescale** 

(GPTMTAPR) register (see page 182) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 183).

### 9.2.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- **GPTM TimerA Interval Load (GPTMTAILR)** register [15:0], see page 178
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 179
- **GPTM TimerA (GPTMTAR)** register [15:0], see page 186
- **GPTM TimerB (GPTMTBR)** register [15:0], see page 187

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to **GPTMTAR** returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

#### 9.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 165), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 169), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and output triggers when it reaches the 0x0000000 state. The GPTM sets the TATORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 174), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 176). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 172), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 175).

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000.0000 state, and deasserted on the following clock cycle. It is enabled by setting the TAOTE bit in **GPTMCTL**.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

## 9.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 180) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

The 32KHz pin is dedicated to the 32-bit RTC function, and the input clock is 32.768 KHz.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

#### 9.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 164). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

#### 9.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and output triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000 state, and deasserted on the following clock cycle. It is enabled by setting the **TnOTE** bit in the **GPTMCTL** register, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TRSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 20-MHz clock with Tc=20 ns (clock period).

#Clock (T c) <sup>a</sup>	Max Time	Units
1	3.2768	mS
2	6.554	mS
3	9.8302	mS
254	832.3073	mS
255	835.584	mS
256	838.8608	mS
	1 2 3  254 255	1         3.2768           2         6.554           3         9.8302               254         832.3073           255         835.584

a. Tc is the clock period.

## 9.2.3.2 16-Bit Input Edge Count Mode

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 9-2 on page 157 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 9-2. 16-Bit Input Edge Count Mode Example

## 9.2.3.3 16-Bit Input Edge Time Mode

**Note:** The prescaler is not available in 16-Bit Input Edge Time mode.


In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of both rising and falling edges. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.


When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 9-3 on page 158 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).






## 9.2.3.4 16-Bit PWM Mode

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** (and **GPTMTNPR** if using a prescaler) and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 9-4 on page 159 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.



#### Figure 9-4. 16-Bit PWM Mode Example

## 9.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMER0 and TIMER1 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

#### 9.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
  - a. Write a value of 0x1 for One-Shot mode.
  - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 160. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

## 9.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

#### 9.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
  - a. Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- 4. If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the TnTOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 160. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

#### 9.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TNEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the **TREVENT** field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 161 through step 9 on page 161.

#### 9.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TNEN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

**Interrupt Clear (GPTMICR)** register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

### 9.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. If a prescaler is going to be used, configure the GPTM Timern Prescale (GPTMTnPR) register and the GPTM Timern Prescale Match (GPTMTnPMR) register.
- 8. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

## 9.4 Register Map

Table 9-3 on page 162 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000

Table	9-3.	Timers	Register	Мар
-------	------	--------	----------	-----

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	164
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	165
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	167
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	169
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	172

Offset	Name	Туре	Reset	Description	See page
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	174
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	175
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	176
0x028	GPTMTAILR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Interval Load	178
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	179
0x030	GPTMTAMATCHR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Match	180
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	181
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	182
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	183
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	184
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	185
0x048	GPTMTAR	RO	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA	186
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	187

# 9.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

## Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

#### GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		і і і		1	rese	ved	1 1		1	1	1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		і і І		reserved	· · ·		1 1		1	1 1		GPTMCF	3
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	ption							
31:	:3		reserved		RO		0x00	compa	atibility	uld not re with futur ross a rea	e produ	cts, the	value of	a reserv	•	
2:0	0	(	SPTMCF	G	R/W		0x0	GPTM	Config	guration						
								The G	PTMCF	g values a	are defii	ned as fo	ollows:			
								Valu	e De	scription						
								0x0	32-	bit timer o	configur	ation.				
								0x1	32-	bit real-tir	ne cloc	k (RTC)	counter	configur	ation.	
								0x2	Re	served.						
								0x3	Re	served.						

0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

## Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

#### GPTM TimerA Mode (GPTMTAMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x004 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved				1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
100001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10			12	r		erved	, <u> </u>	, 	, <u> </u>			TAAMS	TACMR		MR
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	- 1 -1		N		<b>T</b>		<b>-</b> +	Deres								
Bit/F	ieia		Name		Туре	ł	Reset	Descr	iption							
31:	4	r	reserved		RO		0x00							erved bit.	•	
											•		operatio	a reservo n.	eu bit si	
3			TAAMS		R/W		0	CDTM	1 Timor/	Alterna	to Modo	Soloct				
5			IAANIS		D/ W		0									
								Ine T	AAMS Va	lues are	aetinea	as tolic	ows:			
								Value	Descri	ption						
								0	Captu	re mode	is enabl	ed.				
								1	PWM	mode is	enabled					
									Note:					ust also o	clear the	TACMR
										bit a	nd set tr	IE TAMR	field to	0x2.		
2			TACMR		R/W		0	CDTM	1 Timor/	Capture	o Modo					
2			IACIVIR		r./ v v		0			•						
								I he T	ACMR Va	lues are	defined	as folic	ows:			
								Value	Descri	ption						
								0	Edge-	Count m	ode.					
								1	Edge-	Time mo	de.					

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode
				The TAMR values are defined as follows:
				Value Description
				0x0 Reserved.
				0x1 One-Shot Timer mode.
				0x2 Periodic Timer mode.
				0x3 Capture mode.
				The Timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register (16-or 32-bit).
				In 16-bit timer configuration, ${\tt TAMR}$ controls the 16-bit timer modes for TimerA.

In 32-bit timer configuration, this register controls the mode and the contents of  $\ensuremath{\mathsf{GPTMTBMR}}$  are ignored.

## Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

#### GPTM TimerB Mode (GPTMTBMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x008 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· ·		1	rese	rved				1	1 1		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resel															0	
I	15	14	13	12	11 1	10	9	8	7	6	5	4	3	2	1	0
							erved						TBAMS	TBCMR		MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре	I	Reset	Descri	iption							
31:	4	I	reserved		RO		0x00	compa	atibility v	ith futur	e produc	cts, the		erved bit. a reserve n.	•	
3			TBAMS		R/W		0	GPTM	I TimerB	Alterna	te Mode	Select				
								The T	BAMS Va	lues are	defined	as follo	ws:			
									Descri							
								0	•		is enabl					
								1	PWM	node is	enabled	-				
									Note:				e, you m field to (	ust also c 0x2.	clear the	TBCMR
2			TBCMR		R/W		0	GPTM	I TimerB	Capture	e Mode					
								The T	BCMR Va	lues are	defined	as follo	ws:			
								Value	Descri	otion						
								0	Edge-0	Count m	ode.					
								1	Edge-	lime mo	de.					

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM TimerB Mode
				The TEMR values are defined as follows:
				Value Description
				0x0 Reserved.
				0x1 One-Shot Timer mode.
				0x2 Periodic Timer mode.
				0x3 Capture mode.
				The timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register.
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.
				In 32-bit timer configuration, this register's contents are ignored and GPTMTAMR is used.

## Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall.

#### Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x00C Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 12 10 7 6 13 11 9 8 5 4 3 2 1 0 TBPWM твоте TBEVENT TBSTAL TBEN TAPWML TAOTE RTCEN TAEVENT TASTAL TAEN reserved reserved reserved R/W Туре RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Reset Description Type 0x00 31:15 RO Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 14 TBPWML R/W 0 GPTM TimerB PWM Output Level The TBPWML values are defined as follows: Value Description 0 Output is unaffected. Output is inverted. 1 13 TBOTE R/W 0 GPTM TimerB Output Trigger Enable The TBOTE values are defined as follows: Value Description The output TimerB trigger is disabled. 0 The output TimerB trigger is enabled. 1 RO Software should not rely on the value of a reserved bit. To provide 12 reserved 0 compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. TBEVENT 11:10 R/W 0x0 GPTM TimerB Event Mode The TBEVENT values are defined as follows: Value Description 0x0 Positive edge. 0x1 Negative edge. 0x2 Reserved 0x3 Both edges.

GPTM Control (GPTMCTL)

Bit/Field	Name	Туре	Reset	Description
9	TBSTALL	R/W	0	GPTM TimerB Stall Enable
				The TBSTALL values are defined as follows:
				Value Description
				0 TimerB stalling is disabled.
				1 TimerB stalling is enabled.
8	TBEN	R/W	0	GPTM TimerB Enable
				The TBEN values are defined as follows:
				Value Description
				0 TimerB is disabled.
				1 TimerB is enabled and begins counting or the capture logic is enabled based on the <b>GPTMCFG</b> register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable
				The TAOTE values are defined as follows:
				Value Description
				0 The output TimerA trigger is disabled.
				1 The output TimerA trigger is enabled.
4	RTCEN	R/W	0	GPTM RTC Enable
				The RTCEN values are defined as follows:
				Value Description
				0 RTC counting is disabled.
				1 RTC counting is enabled.

Bit/Field	Name	Туре	Reset	Description
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge.
				0x1 Negative edge.
				0x2 Reserved
				0x3 Both edges.
1	TASTALL	R/W	0	GPTM TimerA Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 TimerA stalling is disabled.
				1 TimerA stalling is enabled.
0	TAEN	R/W	0	GPTM TimerA Enable
				The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.
				1 TimerA is enabled and begins counting or the capture log

1 TimerA is enabled and begins counting or the capture logic is enabled based on the **GPTMCFG** register.

## Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

#### GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x018 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[		1	1 I				i	rese	rved	1	1	1	Î	1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			reserved			CBEIM	CBMIM	твтоім		rese	rved	1	RTCIM	CAEIM	CAMIM	ΤΑΤΟΙΜ		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/F	ield		Name		Туре	F	Reset	Descr	iption									
31:	11		reserved		RO	(	0x00	compa	atibility v	vith futur	e produ	cts, the	of a rese value of operatio	a reserv	•			
10	)		CBEIM	R/W 0 GPTM CaptureB Event Interrupt Mask The CBEIM values are defined as follows:														
					The CBEIM values are defined as follows:													
								Value Description										
								0	Interru	pt is disa	abled.							
								1	Interru	pt is ena	abled.							
9			CBMIM		R/W		0	GPTN	I Captur	eB Matc	h Interru	upt Masl	ĸ					
								The C	BMIM Va	alues are	e definec	l as follo	WS:					
								Value	Descri	ption								
								0	Interru	pt is disa	abled.							
								1	Interru	pt is ena	abled.							
8			твтоім		R/W		0	GPTM	I TimerE	3 Time-C	out Interr	upt Mas	k					
								The T	BTOIM	alues a	re define	ed as fol	lows:					
								Value	Descri	ption								
								0	Interru	pt is disa	abled.							
								1	Interru	pt is ena	abled.							
7:4	4		reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the	of a rese value of operatio	a reserv				

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	<ul> <li>GPTM RTC Interrupt Mask</li> <li>The RTCIM values are defined as follows:</li> <li>Value Description <ol> <li>Interrupt is disabled.</li> <li>Interrupt is enabled.</li> </ol> </li> </ul>
2	CAEIM	R/W	0	<ul> <li>GPTM CaptureA Event Interrupt Mask</li> <li>The CAEIM values are defined as follows:</li> <li>Value Description</li> <li>0 Interrupt is disabled.</li> <li>1 Interrupt is enabled.</li> </ul>
1	CAMIM	R/W	0	<ul> <li>GPTM CaptureA Match Interrupt Mask</li> <li>The CAMIM values are defined as follows:</li> <li>Value Description <ol> <li>Interrupt is disabled.</li> <li>Interrupt is enabled.</li> </ol> </li> </ul>
0	ΤΑΤΟΙΜ	R/W	0	<ul> <li>GPTM TimerA Time-Out Interrupt Mask</li> <li>The TATOIM values are defined as follows:</li> <li>Value Description</li> <li>0 Interrupt is disabled.</li> <li>1 Interrupt is enabled.</li> </ul>

## Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

#### GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x01C Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	l					1		reser	ved											
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
			reserved			CBERIS	CBMRIS	TBTORIS		resei	ved		RTCRIS	CAERIS	CAMRIS	TATORIS				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
Bit/Fi	ield		Name		Туре	F	Reset	Descri	ption											
31:'	11	I	reserved		RO	(	0x00	compa	atibility v	uld not re vith future oss a rea	e produc	ts, the v	alue of	a reserv	•					
10	)		CBERIS		RO		0	GPTM	Captur	eB Even	t Raw Ir	iterrupt								
								This is the CaptureB Event interrupt status prior to masking.												
9		(	CBMRIS		RO 0 GPTM CaptureB Match Raw Interrupt															
								This is	This is the CaptureB Match interrupt status prior to masking.											
8		г	FBTORIS		RO		0	GPTM	TimerE	3 Time-O	ut Raw	Interrup	t							
								This is	the Tin	nerB time	e-out inte	errupt st	atus prio	or to mas	sking.					
7:4	1	I	reserved		RO		0x0	compa	atibility v	uld not re vith future oss a rea	e produc	cts, the v	alue of	a reserv	•					
3			RTCRIS		RO		0	GPTM	RTC R	aw Interi	upt									
						This is the RTC Event interrupt status prior to masking.														
2			CAERIS		RO		0	) GPTM CaptureA Event Raw Interrupt												
								This is	the Ca	ptureA E	vent inte	errupt st	atus pric	or to mas	sking.					
1		(	CAMRIS		RO		0	GPTM	Captur	eA Matc	n Raw lı	nterrupt								
								This is	the Ca	ptureA N	latch int	errupt s	tatus prie	or to ma	sking.					
0		٦	TATORIS		RO		0	GPTM	TimerA	Time-O	ut Raw	Interrup	t							
		This the TimerA time-out									ut interr	upt stat	us prior f	to maski	ng.					

## Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

#### GPTM Masked Interrupt Status (GPTMMIS)

. Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x020 Type RO, reset 0x0000.0000

, ,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
[	- T		і і				1	rese	ved	1 1									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
[	r		reserved			CBEMIS	CBMMIS	TBTOMIS		rese	rved		RTCMIS	CAEMIS	CAMMIS	TATOMIS			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Bit/Fi	eld		Name		Туре	F	Reset	Descri	ption										
31:'	11	I	reserved		RO		0x00	compa	atibility v	uld not re vith futur oss a rea	e produc	cts, the v	alue of	a reserv					
10	)		CBEMIS		RO		0	GPTM CaptureB Event Masked Interrupt This is the CaptureB event interrupt status after masking.											
9		(	CBMMIS		RO		0	GPTM CaptureB Match Masked Interrupt This is the CaptureB match interrupt status after masking.											
8		Т	BTOMIS		RO		0	GPTM TimerB Time-Out Masked Interrupt This is the TimerB time-out interrupt status after masking.											
7:4	1	I	reserved		RO		0x0	compa	atibility v	uld not re vith futur oss a rea	e produc	cts, the v	alue of	a reserv					
3			RTCMIS		RO		0			lasked Ir C event	•	: status :	after ma	sking.					
2			CAEMIS		RO		0	GPTM CaptureA Event Masked Interrupt This is the CaptureA event interrupt status after masking.											
1		(	CAMMIS		RO		0	GPTM	Captur	eA Matc	h Maske	d Interr	upt		0				
0		٦	TATOMIS		RO		0	This is the CaptureA match interrupt status after masking. GPTM TimerA Time-Out Masked Interrupt This is the TimerA time-out interrupt status after masking.											

## Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

#### GPTM Interrupt Clear (GPTMICR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x024 Type W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		1	г т			reserved														
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		•	reserved			CBECINT	CBMCINT	TBTOCINT		rese	rved	•	RTCCINT	CAECINT	CAMCINT	TATOCINT				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0				
Bit/Field		Name			Туре	F	Reset	Descri	Description											
31:11		I	reserved		RO	(	0x00	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
10	)	C	CBECINT		W1C		0		GPTM CaptureB Event Interrupt Clear											
								The C	The CBECINT values are defined as follows:											
								Value	Descri	ption										
								0	The in	terrupt is	s unaffeo	cted.								
								1	1 The interrupt is cleared.											
9		CBMCINT			W1C	0		GPTM CaptureB Match Interrupt Clear												
								The CBMCINT values are defined as follows:												
								Value	Descri	ption										
								0	The in	terrupt is	s unaffeo	cted.								
								1 The interrupt is cleared.												
8		Т	BTOCIN	Г	W1C		0	GPTN	I TimerE	3 Time-C	out Interr	upt Cle	ar							
								The T	BTOCIN	T values	s are def	ined as	follows:							
								Value	Value Description											
								0	The in	terrupt is	s unaffeo	cted.								
								1	The in	terrupt is	s cleared	1.								
7:4	1	I	reserved		RO		0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.												

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear The RTCCINT values are defined as follows: Value Description
				<ul><li>0 The interrupt is unaffected.</li><li>1 The interrupt is cleared.</li></ul>
2	CAECINT	W1C	0	GPTM CaptureA Event Interrupt Clear The CAECINT values are defined as follows:
				<ul><li>Value Description</li><li>0 The interrupt is unaffected.</li><li>1 The interrupt is cleared.</li></ul>
1	CAMCINT	W1C	0	GPTM CaptureA Match Raw Interrupt This is the CaptureA match interrupt status after masking.
0	TATOCINT	W1C	0	GPTM TimerA Time-Out Raw Interrupt The TATOCINT values are defined as follows:
				<ul><li>Value Description</li><li>0 The interrupt is unaffected.</li><li>1 The interrupt is cleared.</li></ul>

GPTM TimerA Interval Load (GPTMTAILR)

## Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

Timer0 ba Timer1 ba Offset 0x0 Type R/W	ase: 0x4 028	003.1000	)	it mode) a	and 0xFFF	F.FFFF	(32-bit mod	e)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	T	, , ,		r r	TAII	I LRH	1	1	· ۲			I			
Type Reset	R/W 0	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		T	1	T	і і і		r r	TAI	LRL	r	r			r	ı			
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1		
Bit/Field		I Name			Туре	I	Reset	Description										
31:	16		TAILRH			0	xFFFF	GPTM TimerA Interval Load Register High										
						(32-bit mode 0x0000 (16-l mode)												
									bit mode of <b>GPTN</b>	,	ld reads	as 0 an	d does n	ot have	an effec	t on the		
15	:0		TAILRL		R/W	0	xFFFF	GPTM	1 TimerA	Interva	I Load R	legister L	_ow					
									For both 16- and 32-bit modes, writing this field loads the counter for TimerA. A read returns the current value of <b>GPTMTAILR</b> .									

## Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

#### GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1 1		, , , , , , , , , , , , , , , , , , ,		1	rese	rved		1			1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
															1			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
Bit/F	ield		Name		Туре	F	Reset	Descr	Description									
31:	16	reserved			RO 0x0000			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
15	15:0 TBILRI		TBILRL		R/W	R/W 0xFFFF		GPTM TimerB Interval Load Register										
								When the GPTM is not configured as a 32-bit timer, a write to this updates <b>GPTMTBILR</b> . In 32-bit mode, writes are ignored, and rea										

updates **GPTMTBILR**. In 32-bit mode, writes are ignored, a return the current value of **GPTMTBILR**.

## Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

#### GPTM TimerA Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000

Timer1 base: 0x4003.1000 Offset 0x030 Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

31         30         29         28         27         26         25         24         23         22         21         20         19         18         17         16           Type         RW	11	,		· · ·	,.				- /											
Type       R/W		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Reset       0       1       1       0       1 <th1< th="">       1       <th1< th=""> <th1< th=""></th1<></th1<></th1<>			I	1	I			1 1	TAMRH											
15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         Type       RW       RW <td></td>																				
Type       RW       <	Reset				0	I	U					0					0			
Type       RW       <		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Reset       1 <td></td> <td colspan="13">TAMRL</td> <td>•</td> <td></td>		TAMRL													•					
Bit/Field       Name       Type       Reset       Description         31:16       TAMRH       R/W       0xFFFF (32-bit mode) 0x0000 (16-bit mode)       GPTM TimerA Match Register High         15:0       TAMRL       R/W       0xFFFF       GPTMCFG register, this value is compared to the upper half of GPTMTAR, to determine match events. In 16-bit mode, this field reads as 0 and does not have an effect on the state of GPTMTBMATCHR.         15:0       TAMRL       R/W       0xFFFF       GPTM TimerA Match Register Low         When configured for 32-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the lower half of GPTMTAR, to determine match events.       When configured for 32-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the lower half of GPTMTAR, to determine match events.         When configured for 22-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the lower half of GPTMTAR, to determine match events.         When configured for GPUM mode, this value along with GPTMTAILR, determines the duty cycle of the output PWM signal.         When configured for Edge Count mode, this value along with GPTMTAILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTAILR																				
<ul> <li>31:16 TAMRH R/W 0xFFFF (32-bit mode) 0x0000 (16-bit mode)</li> <li>31:16 TAMRH R/W 0xFFFF (32-bit mode)</li> <li>0x0000 (16-bit mode)</li> <li>16-bit mode, this field reads as 0 and does not have an effect on the state of GPTMTBMATCHR.</li> <li>15:0 TAMRL R/W 0xFFFF GPTM TimerA Match Register Low</li> <li>When configured for 32-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the lower half of GPTMTAR, to determine match events.</li> <li>15:0 TAMRL R/W 0xFFFF GPTM TimerA Match Register Low</li> <li>When configured for 32-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the lower half of GPTMTAR, to determine match events.</li> <li>When configured for PWM mode, this value along with GPTMTAILR, determines the duty cycle of the output PWM signal.</li> <li>When configured for Edge Count mode, this value along with GPTMTAILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTAILR</li> </ul>	Reset	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I			
<ul> <li>(32-bit mode) 0x0000 (16-bit mode)</li> <li>When configured for 32-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the upper half of GPTMTAR, to determine match events.</li> <li>In 16-bit mode, this field reads as 0 and does not have an effect on the state of GPTMTBMATCHR.</li> <li>15:0 TAMRL R/W 0xFFFF GPTM TimerA Match Register Low</li> <li>When configured for 32-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the lower half of GPTMCFG register, this value is compared to the lower half of GPTMTAR, to determine match events.</li> <li>When configured for PWM mode, this value along with GPTMTAILR, determines the duty cycle of the output PWM signal.</li> <li>When configured for Edge Count mode, this value along with GPTMTAILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTAILR</li> </ul>	Bit/F	ield		Name		Туре	F	Reset	Descr	iption										
<ul> <li>(32-bit mode)</li> <li>(32-bit</li></ul>	31:	16		TAMRH		R/W	0xFFFF		GPTM TimerA Match Register High											
When configured for 32-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the lower half of GPTMTAR, to determine match events. When configured for PWM mode, this value along with GPTMTAILR, determines the duty cycle of the output PWM signal. When configured for Edge Count mode, this value along with GPTMTAILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTAILR							0x00	00 (16-bit	<ul> <li>When configured for 32-bit Real-Time Clock (RTC) mode via the</li> <li>GPTMCFG register, this value is compared to the upper half of</li> <li>GPTMTAR, to determine match events.</li> <li>In 16-bit mode, this field reads as 0 and does not have an effect on the</li> </ul>											
GPTMCFG register, this value is compared to the lower half of         GPTMTAR, to determine match events.         When configured for PWM mode, this value along with GPTMTAILR,         determines the duty cycle of the output PWM signal.         When configured for Edge Count mode, this value along with         GPTMTAILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTAILR	15	:0		TAMRL		R/W	0:	ĸFFFF	GPTM TimerA Match Register Low											
determines the duty cycle of the output PWM signal. When configured for Edge Count mode, this value along with <b>GPTMTAILR</b> , determines how many edge events are counted. The total number of edge events counted is equal to the value in <b>GPTMTAILR</b>									GPTMCFG register, this value is compared to the lower half of											
GPTMTAILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTAILR																				
									<b>GPTMTAILR</b> , determines how many edge events are counted. The total number of edge events counted is equal to the value in <b>GPTMTAILR</b>											

### Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

Timer0 ba Timer1 ba Offset 0x	ase: 0x4 ase: 0x4 034	003.0000 003.1000 0x0000.FF	·		,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	T	1			1	rese	erved	T	1	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	T	1			I	TBI	I MRL I	Ĩ	l .	Ì	1	1	T	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	16		reserved	l	RO	0	x0000	comp	atibility v	uld not re with futur oss a rea	e produ	cts, the	value of	a reserv	•	
15	:0		TBMRL		R/W	0	xFFFF	GPTN	1 TimerE	B Match	Register	Low				
									•	red for F e duty cy				•	GPTM	TBILR,
									~							

When configured for Edge Count mode, this value along with **GPTMTBILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTBILR** minus this value.

GPTM TimerB Match (GPTMTBMATCHR)

### Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

#### GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved					1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	15	14	1 13		- T	10	9	•	· ·	6		<b></b>		1	1 1	<b></b>
				rese	rved							TAF	PSR			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	·8		reserved		RO		0x00	Softw	are shou	ild not re	alv on th	e value o	of a rese	arved hit	To prov	vide
01	.0				RO		0,00				5	cts, the v			•	
								•	,		•	fy-write o				
	_									_						
7:	0		TAPSR		R/W		0x00	GPTN	1 TimerA	Presca	le					
									egister lo register.		value or	n a write.	A read	returns t	he curre	nt value

Refer to Table 9-2 on page 156 for more details and an example.

### Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

#### GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , , , , , , , , , , , , , , , , , ,		1	rese	erved		1	1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15	14	13	12	11	10			7	6	-	-		-	4	-
I	15	14	13	12	<b>I</b>	10	9	8		0	5	4	3	2	r	
				rese	rved							TBF	PSR			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	·8		reserved		RO		0x00	Softw	are shoi	ild not re	alv on th	e value o	of a rese	erved hit	To prov	vide
01	.0				NO		0,00					cts, the v			•	
								•			•	fy-write o				
_	•		TRACE					0.0.71								
7:	0		TBPSR		R/W		0x00	GPTN	1 TimerB	Presca	le					
									egister lo register		value or	n a write.	A read	returns t	he curre	nt value

Refer to Table 9-2 on page 156 for more details and an example.

### Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	т т		, , ,		1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	- 11	10	9	8	7	6	5	4	3	2	1	0
	10	1	1 1		rved	10	1	1				TAP			· · ·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		TAPSMR		R/W		0x00	GPTM	1 TimerA	Presca	le Match	1				
									alue is u s while u		•		МАТСН	R to det	ect time	r match

November 29, 2007

### Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x044 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	•				TBP	SMR	I		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w	/ith futur	e produo	cts, the v	alue of	a reserv	•	
7:	0		TBPSMR		R/W		0x00		1 TimerB				operatio			
									alue is u s while u		0		MATCH	I <b>R</b> to det	ect time	r match

### Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

#### GPTM TimerA (GPTMTAR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x048 Type RO, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1		г т 1		1 1	TA	RH					I	I	
Type Reset	RO 0	RO 1	RO 1	RO 0	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		г <u>г</u>		1 1	TA	RL					1	1	
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		TARH		RO	(32-t 0x00	kFFFF bit mode) 00 (16-bit node)	If the	1 TimerA GPTMCI ICFG is	FG is in	a 32-bit	-			ead. If th	ie
15	:0		TARL		RO	0>	<pre>kFFFF</pre>	GPTM	1 TimerA	Registe	er Low					
									d returns ot in Inpu							•

the last edge event.

### Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

#### GPTM TimerB (GPTMTBR) Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Offset 0x04C Type RO, reset 0x0000.FFFF 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 6 2 0 8 7 5 4 3 1 TBRL RO Туре RO Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Bit/Field Name Туре Reset Description RO 0x0000 31:16 reserved Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:0 TBRL RO 0xFFFF **GPTM** TimerB A read returns the current value of the GPTM TimerB Count Register, except in Input Edge Count mode, when it returns the timestamp from

the last edge event.

November 29, 2007

# 10 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris<sup>®</sup> Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

### 10.1 Block Diagram





## 10.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the

Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the WDTLOAD register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

### **10.3** Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

#### 10.4 Register Map

Table 10-1 on page 189 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	191
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	192
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	193
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	194
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	195
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	196
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	197
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	198

Table 10-1. Watchdog Timer Register Map

Offset	Name	Туре	Reset	Description	See page
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	199
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	200
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	201
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	202
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	203
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	204
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	205
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	206
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	207
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	208
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	209
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	210

## 10.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


### Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.

Watchd Base 0x4 Offset 0x0 Type R/W	000.000	)		)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Í	1	1	r r		1 I	WDT	Load				1			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	, , ,			WDT	Load	I						'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:	:0	V	VDTLoa	d	R/W	0xFI	FF.FFFF	Watch	ndog Loac	l Value						

### Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



### Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Watchd	log Coi	ntrol (W	DTCTL	)												
Base 0x4 Offset 0x0 Type R/W	000.000 008	0														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved						1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1		rese	erved	1				1		RESEN	INTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
Reset	0	0	Ū	0	0	0	0	0	0	0	U	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
Bit/Field         Name         Type         Reset         Description           31:2         reserved         RO         0x00         Software should not rely on the compatibility with future production											e produ	cts, the v	value of a	a reserv		
1			RESEN		R/W		0	Watch	ndog Res	set Enab	le					
								The R	esen va	lues are	defined	as follo	ws:			
								Value	Descri	ption						
								0	Disable	ed.						
								1	Enable	e the Wa	tchdog i	nodule i	reset out	put.		
0	)		INTEN		R/W		0	Watch	ndog Inte	errupt En	able					
								The I	nten va	lues are	defined	as follo	ws:			
								Value	Descri	ption						
								0		pt event d by a ha			this bit is	s set, it o	can only	be
								1		-			enabled,	all write	es are ig	nored.

### Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



#### November 29, 2007

### Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

#### Watchdog Raw Interrupt Status (WDTRIS)

Base 0x4000.0000 Offset 0x010 Type RO, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	г г 1		1	reser	ved	r	l .			r	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	T	, ,		1	reserved		1	1		1	1	1	WDTRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	ption							
31	:1		reserved	t	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
0	)		WDTRIS	6	RO		0	Watch	dog Ra	w Interru	ipt Statu	IS				
								Gives	the raw	interrup	t state (	prior to n	nasking)	of WD	TINTR.	

### Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

#### Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		г <u>г</u>		1	rese	rved	1		1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		г г 1		1	reserved		1		1		1	1	WDTMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:1		reserved		RO		0x00	compa	atibility v	uld not re with futur ross a rea	e produ	cts, the v	alue of	a reserv	•	vide hould be
0	1		WDTMIS		RO		0	Watch	idog Ma	sked Inte	errupt S	tatus				
								Gives	the ma	sked inte	errupt sta	ate (after	maskir	ng) of the	e WDTII	NTR

interrupt.

### Register 7: Watchdog Test (WDTTEST), offset 0x418


This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Watchd Base 0x4 Offset 0x4 Type R/W	000.000 418	00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	· · ·	r		1	rese	rved	1	1	1			1	,
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	reserved	r		1	STALL		1	ì	rese	rved		1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31:	:9		reserve	d	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
8			STALL		R/W		0	Watch	dog Sta	II Enable	е					
								debug	ger, the	watchdo	og timer	microco stops co er resum	unting. (	Once the		a ontroller
7:(	0		reserve	d	RO		0x00	compa	atibility v	vith futur	re produ	e value o cts, the v fy-write o	alue of	a reserv	•	

Watchdog Lock (WDTLOCK)

### Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).



A read of this register returns the following values:

Value Description

0x0000.0001 Locked

0x0000.0000 Unlocked

### Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 4 (WDTPeriphID4)

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		г <u>г</u> г 1		1	rese	l erved	1		1		1	1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved I		1	1		1	1	I Pl	I D4 I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility	uld not re with futur ross a re	e produ	cts, the v	alue of	a reserv	•	
7:0	C		PID4		RO		0x00	WDT	Periphe	eral ID Re	egister[7	:0]				


#### Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000

Offset 0xFD4 Type RO, reset 0x0000.0000



#### Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000

Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	erved			1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved			1				PI	D6			1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	0		PID6		RO		0x00	WDT	Peripher	al ID Re	gister[2	3:16]				


#### Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000

Offset 0xFDC Type RO, reset 0x0000.0000




#### Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000

Offset 0xFE0 Type RO, reset 0x0000.0005



#### Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000

Offset 0xFE4 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		l l			rese	rved	1		1		Î	1	I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		·					PI	D1			·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
7:0	0		PID1		RO		0x18	Watch	ndog Pe	ripheral I	D Regi	ster[15:8]	l			

#### Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000

Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	•			1	rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	•				PI	I D2 I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8	l	reserved		RO		0x00	compa	atibility v	ild not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•	
7:	0		PID2		RO		0x18	Watch	idog Per	ipheral I	D Regis	ter[23:10	6]			

#### Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000

Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ì			, ,		1	rese	erved		Ì	Ì		Ì	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		' 	•	rese	erved		•	1				PI	D3	1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO
Bit/Fi		0	Name	U	Туре		Reset	Descr		0	0	U	0	0	0	I
31:	8		reserved		RO		0x00	compa	atibility w	vith futur	e produ	ie value o icts, the v ify-write o	alue of	a reserv	•	
7:0	C		PID3		RO		0x01	Watch	ndog Per	ipheral I	D Regis	ster[31:2	4]			

### Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 0 (WDTPCellID0)

Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		, , , , , , , , , , , , , , , , , , ,		1	rese	rved	1		1		1	,	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		I		CI	D0	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o icts, the v ify-write	alue of	a reserv	•	
7:0	0		CID0		RO		0x0D	Watch	ndog Prir	meCell II	) Regis	ter[7:0]				

### Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , ,		1	rese	erved						•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved I		1	1			r	CI	D1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	0		CID1		RO		0xF0	Watch	ndog Prii	neCell II	D Regist	ter[15:8]				

### Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 2 (WDTPCellID2)

Base 0x4000.0000 Offset 0xFF8 Type RO, reset 0x0000.0005

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					1	rese	rved					1	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1			r	CI	52	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8	l	reserved		RO		0x00	compa		ith futur	e produ	cts, the v	alue of	a reserv	. To prov ed bit sh	
7:0	0		CID2		RO		0x05	Watch	ndog Prir	neCell II	D Regist	er[23:16	]			

### Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1				CII	D3	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	l	reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produo	cts, the v	alue of	a reserv	•	
7:0	0		CID3		RO		0xB1	Watch	ndog Prir	neCell II	D Regist	ter[31:24	]			


# 11 Universal Asynchronous Receivers/Transmitters (UARTs)


The Stellaris<sup>®</sup> Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S101 controller is equipped with one UART module.

The UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 1.25 Mbps
- Standard asynchronous communication bits for start, stop, and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no-parity bit generation/detection
  - 1 or 2 stop bit generation

## 11.1 Block Diagram





## 11.2 Functional Description

Each Stellaris<sup>®</sup> UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.


The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 228). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

### 11.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 11-2 on page 213 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

#### Figure 11-2. UART Character Frame



#### 11.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 224) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 225). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.):

BRD = BRDI + BRDF = SysClk / (16 \* Baud Rate)

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

UARTFBRD[DIVFRAC] = integer(BRDF \* 64 + 0.5)

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 226), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

#### 11.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 222) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 212).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 220). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

#### 11.2.4 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 218). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 226).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 222) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 229). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8,  $\frac{1}{4}$ ,  $\frac{1}{2}$ ,  $\frac{3}{4}$ , and 7/8. For example, if the  $\frac{1}{4}$  option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the  $\frac{1}{2}$  mark.

#### 11.2.5 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error

- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 234).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 231) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 233).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 235).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

#### 11.2.6 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 228). In loopback mode, data transmitted on UnTx is received on the UnRx input.

### **11.3** Initialization and Configuration

To use the UART, the peripheral clock must be enabled by setting the UART0 bit in the **RCGC1** register.

This section discusses the steps that are required for using a UART module. For this example, the system clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 213, the BRD can be calculated:

BRD = 20,000,000 / (16 \* 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 224) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 225) is calculated by the equation:

UARTFBRD[DIVFRAC] = integer(0.8507 \* 64 + 0.5) = 54

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the **UARTCTL** register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- Write the desired serial parameters to the UARTLCRH register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

### 11.4 Register Map

Table 11-1 on page 216 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 228) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	218
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	220
0x018	UARTFR	RO	0x0000.0090	UART Flag	222
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	224
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	225
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	226
0x030	UARTCTL	R/W	0x0000.0300	UART Control	228
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	229
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	231
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	233
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	234
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	235
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	237

Table 11-1. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	238
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	239
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	240
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	241
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	242
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	243
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	244
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	245
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	246
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	247
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	248

# 11.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

### Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

#### UART Data (UARTDR)

UART0 base: 0x4000.C000

Offset 0x000 Type R/W, reset 0x0000 0000

Type R/M	/, reset 0	<0000.00	00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
							'	rese	rved	•	•	•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		rese	erved		OE	BE	PE	FE		1	1	D/	ATA		I		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/F	ield		Name		Туре	I	Reset	Descr	iption								
31:	12	I	reserved		RO		0	compa	atibility v	uld not re vith futur oss a re	e produ	cts, the	value of	a reserv			
1'	1		OE		RO		0	UART	Overru	n Error							
								The O	E values	s are def	ined as	follows:					
								Value	e Descri	ption							
								0	There	has bee	n no dat	ta loss d	ue to a F	FIFO ove	errun.		
								1	New d data lo	ata was oss.	receive	d when t	he FIFO	was full	, resultir	ng in	
1(	0		BE		RO		0	UART	Break I	Error							
								the re	ceive da	to 1 whe ata input ime (def	was hel	d Low fo	r longer	than a f	ull-word	g that	
						tı lı ti F			In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state) and the next valid start bit is received.								
9	)		PE		RO		0	UART	Parity I	Error							
			ΓL			This bit is set to 1 when the parity of the received data charac not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b>											
								In FIFO mode, this error is associated with the character at the top of the FIFO.									

Bit/Field	Name	Туре	Reset	Description
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

November 29, 2007

# Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

#### Read-Only Receive Status (UARTRSR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR) UART0 base: 0x4000.C000 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved	1					1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	-	-	-						-		-			-	-	-
[	15	14	13	12	11	10	9	8	7	6	5	4	3 OE	2 BE	1 PE	0 FE
Turne	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	4	I	reserved		RO		0	Softwa	are shou	uld not re	ely on th	e value o	of a rese	rved bit.	. To prov	vide
								•		vith futur oss a re	•				ed bit sh	ould be
								•				.,	operatio			
3			OE		RO		0	UART	Overru	n Error						
										is set to ared to 0					is alrea	dy full.
										tents rer						
										ll, only th at now re						ritten.
2			BE		RO		0		Break I	Error						
2			DL		κυ		0									
								the re-	ceived c	to 1 whe lata inpu ime (def	t was he	eld Low f	for longe	r than a	full-wor	d
								This b	it is clea	ared to 0	by a wr	ite to <b>UA</b>	RTECR	-		
							In FIFO mode, this error is associated with the character at the top the FIFO. When a break occurs, only one 0 character is loaded into FIFO. The next character is only enabled after the receive data inpu goes to a 1 (marking state) and the next valid start bit is received.								into the input	

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

#### Write-Only Error Clear (UARTECR) Register

#### UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•						rese	rved		•			•	•	1
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	-		ſ	1	DA	TA	1	1	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		WO				Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.							
7:	0		DATA		WO		0	Error	Clear							
								A write	e to this	register	of any d	ata clea	rs the fra	aming, p	arity, bre	eak, and

overrun flags.

### Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART 6 UART0 b Offset 0x0 Type RO,	ase: 0x40 018	000.C000																
I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								rese	rved I									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				reser	ved				TXFE	RXFF	TXFF	RXFE	BUSY		reserved			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0		
Bit/F	ield		Name		Туре	I	Reset	Descr	iption									
31	:8	r	reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the		a reserv	. To provi ved bit sho			
7	,		TXFE		RO		1	UART	Transm	it FIFO I	Empty							
								The meaning of this bit depends on the state of the FEN bit UARTLCRH register.								e		
									FIFO is c er is em		(fen i <b>s (</b>	0), this bi	it is set w	hen the	transmit	holding		
									If the FIFO is enabled (FEN is 1), this bit is set when the tran is empty.							it FIFO		
6	i		RXFF		RO		0	UART Receive FIFO Full										
								The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.										
								If the FIFO is disabled, this bit is set when the receive holding register is full.										
								If the	FIFO is	enabled,	this bit	is set w	hen the r	eceive	FIFO is fu	ıll.		
5	;		TXFF		RO		0	UART	Transm	iit FIFO I	Full							
									neaning		t depen	ds on th	e state o	f the FE	n bit in th	e		
								If the FIFO is disabled, this bit is set when the transmit holding register is full.										
								If the	FIFO is	enabled,	this bit	is set w	hen the t	ransmit	FIFO is f	ull.		
4			RXFE		RO		1	UART	Receiv	e FIFO E	Empty							
			RXFE RO					UART Receive FIFO Empty The meaning of this bit depends on the state of the FEN bit ir UARTLCRH register.						n bit in th	e			
									FIFO is	•	, this bit	is set w	hen the	receive	holding re	egister		
										enabled,	this bit	is set wl	hen the r	eceive	FIFO is e	mpty.		

Bit/Field	Name	Туре	Reset	Description
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD=**0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 213 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000

Offset 0x024 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	· · ·		1	rese	rved	1	1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			1	DIV	I /INT	1	1	1	1 1	1	1	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31:	:16		reserved	I	RO				Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
15	:0		DIVINT		R/W	0	x0000	Intege	er Baud-	Rate Div	/isor					

#### Register 5: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 213 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD) UART0 base: 0x4000.C000

Offset 0x028

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1					•	rese	erved								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1		reser	ved	1	1	1			I	I DIVF	RAC	I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре	I	Reset	Descr	iption								
31	:6	I	reserved		RO	O 0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
5:	0	C	DIVFRAC	;	R/W	(	0x000		Fractional Baud-Rate Divisor								

### Register 6: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

#### UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 Offset 0x02C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
					· ·		•	rese	rved		1			1	1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
		Ì	1 1	rese	rved		Î	1	SPS	WL	I .EN	FEN	STP2	EPS	PEN	BRK					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0					
Bit/F	ield		Name		Туре		Reset	Descr	iption												
31:	:8		reserved		RO		0	compa	atibility v	/ith futur	e produ	cts, the v	of a rese value of operation	a reserv							
7			SPS		R/W		0	UART	UART Stick Parity Select												
								When bits 1, 2, and 7 of <b>UARTLCRH</b> are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1. When this bit is cleared, stick parity is disabled.													
								When	this bit i	s cleare	d, stick	parity is	disabled	Ι.							
6:	5		WLEN		R/W		0	UART	UART Word Length												
									The bits indicate the number of data bits transmitted or received in a frame as follows:												
								Value	e Descri	ption											
									8 bits												
									7 bits 6 bits												
									5 bits (	default)											
									·	,											
4			FEN		R/W		0	UART	Enable	FIFOs											
								If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode).													
								When cleared to 0, FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers.													
3			STP2		R/W		0	UART	Two Ste	op Bits S	Select										
								If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.													

least two frames (character periods). For normal use, this bit must be

Bit/Field	Name	Туре	Reset	Description
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at

cleared to 0.

UART Control (UARTCTL)

### Register 7: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

UART0 b Offset 0x0	030	000.C000	)													
Type R/M																
1	31	30	29	28	27	26	25	24	23	22	21	20	19 I	18	17	16
					1			rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0						0			U		0	
i	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved	1		RXE	TXE	LBE			rese	erved			UARTEN
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	10	ı	reserved		RO		0	compa	are shou atibility w rved acre	ith futur	e produ	cts, the v	value of	a reserv		vide hould be
9	9 RXE R/W 1 UART Receive Enable															
	9 RXE R/W 1 UART Receive Enable If this bit is set to 1, the receive section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current character before stopping.															
								Note:	То е	enable re	ception	, the UAI	RTEN bit	must als	so be se	ət.
8	6		TXE		R/W		1	UART	Transm	it Enable	9					
								the U/	bit is set ART is d nt charac	isabled i	n the mi	iddle of a				d. When etes the
								Note:	То е	enable tra	ansmiss	ion, the	UARTEN	bit mus	t also b	e set.
7	,		LBE		R/W		0	UART	Loop B	ack Ena	ble					
								If this	bit is set	to 1, the	UnTX	path is fe	ed throu	<b>gh the</b> ਹ	nRX <b>pa</b>	th.
6:	1	I	reserved		RO		0	compa	are shou atibility w rved acre	ith futur	e produ	cts, the v	value of	a reserv		vide hould be
0	)	ι	JARTEN	l	R/W		0	UART	Enable							
								in the	bit is set middle o cter befo	of transm	nission c					

#### Register 8: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

fset 0x0 pe R/W		0x0(	000.001	12													
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									rese	rved	1	1	1	1	1	1	
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reser	ved	1					RXIFLSEL			TXIFLSEL	
Type Reset	RO 0		RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0							
Bit/Fi	ield			Name		Туре		Reset	Descr	iption							
31:	6		r	eserved	l	RO		0x00	compa	atibility v	vith futur	re produ	e value cts, the ify-write	alue of	a reserv	•	
5:3	3		R	XIFLSE	L	R/W		0x2	UART	Receiv	e Interru	pt FIFO	Level S	elect			
									The tr	igger po	ints for I	the rece	ive interr	upt are	as follow	/s:	
									Valu	e Des	cription						
									0x0	RX	FIFO ≥ 1	1/8 full					
									0x1	RX	FIFO ≥ <sup>1</sup>	∕₄ full					
									0x2	RX	FIFO ≥ <sup>1</sup>	∕₂ full (de	efault)				
									0x3	RX	FIFO ≥ ⅔	¼ full					
									0x4	RX	FIFO ≥ 7	7/8 full					

November 29, 2007

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select
				The trigger points for the transmit interrupt are as follows:
				Value Description
				0x0 TX FIFO ≤ 1/8 full
				0x1 TX FIFO ≤ ¼ full
				0x2 TX FIFO ≤ ½ full (default)
				0x3 TX FIFO ≤ ¾ full
				0x4 TX FIFO ≤ 7/8 full
				0x5-0x7 Reserved

### Register 9: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

#### UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000

Offset 0x038 Type R/W, reset 0x0000.0000

11.1																
1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		reserved		Î	OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM		rese	rved	
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
24.							2.400	Cathor	-	مراجع مراجا				الأحال من الم	<b>T</b> a	ida
31:	11		reserved		RO	,	0x00	compa	atibility v	ith futur	e produ	e value o cts, the v	alue of	a reserve		
								prese	rved acr	oss a rea	ad-modi	fy-write o	operatio	n.		
10	)		OEIM		R/W		0	UART	Overru	n Error lı	nterrupt	Mask				
		On a read, the current mask for the OEIM interrupt is returne													eturned.	
		Setting this bit to 1 promotes the OEIM interrupt to the interrupt controlle														ontroller.
9			BEIM		R/W		0	UART	Break E	Error Inte	errupt M	ask				
								On a ı	read, the	current	mask fo	or the BE	IM inter	rupt is re	eturned.	
								Setting	g this bit	to 1 pror	notes th	евелмir	nterrupt	to the inte	errupt co	ontroller.
8			PEIM		R/W		0	UART	Parity E	Error Inte	errupt Ma	ask				
								On a i	read, the	current	mask fo	or the PE	IM inter	rupt is re	eturned.	
								Setting	g this bit	to 1 pror	notes th	e peimir	nterrupt	to the inte	errupt co	ontroller.
7			FEIM		R/W		0	UART	Framin	g Error li	nterrupt	Mask				
								On a i	read, the	current	mask fo	or the FE	IM inter	rupt is re	eturned.	
								Setting	g this bit	to 1 pror	notes th	е FEIMir	nterrupt	to the inte	errupt co	ontroller.
6			RTIM		R/W		0	UART	Receive	e Time-C	Out Inter	rupt Mas	sk			
								On a i	read, the	current	mask fo	or the RT	IM inter	rupt is re	eturned.	
								Settin	g this bit	to 1 pror	notes th	e rtim ir	nterrupt	to the inte	errupt co	ontroller.
5			TXIM		R/W		0	UART	Transm	it Interru	ipt Masł	c				
								On a i	read, the	current	mask fo	or the TX	IM inter	rupt is re	eturned.	
								Settin	g this bit	to 1 pror	notes th	етхіміr	nterrupt	to the inte	errupt co	ontroller.
													•		~	

Bit/Field	Name	Туре	Reset	Description
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 10: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The UARTRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

#### UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 Offset 0x03C Type RO, reset 0x0000.000F

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS	'	rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:1	11	I	reserved		RO	(	0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of a	a reserv		
10	)		OERIS		RO		0	UART	Overru	n Error F	Raw Inte	rrupt Sta	tus			
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.	
9		Gives the raw interrupt state (prior to masking) of this interrupt. BERIS RO 0 UART Break Error Raw Interrupt Status														
												orior to m		of this i	nterrupt.	
8			PERIS		RO		0	UART	Parity E	Error Rav	w Interru	pt Statu	6			
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.	
7			FERIS		RO		0	UART	Framin	g Error F	Raw Inte	rrupt Sta	tus			
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.	
6			RTRIS		RO		0	UART	Receive	e Time-C	Dut Raw	Interrup	t Status			
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.	
5			TXRIS		RO		0	UART	Transm	it Raw I	nterrupt	Status				
												orior to m	nasking)	of this i	nterrupt.	
4			RXRIS		RO		0	UART	Receive	e Raw Ir	nterrupt \$	Status				
							-				•	prior to m	nasking)	of this i	nterrupt.	
3:0	)	I	reserved		RO		0xF	Softwa compa	are shou atibility v	Ild not re vith futur	ely on the	e value o cts, the v fy-write o	of a rese alue of a	rved bit. a reserv	To prov	ide

### Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040

The UARTMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

#### UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 Offset 0x040 Type RO, reset 0x0000.0000

, , , , , , , , , , , , , , , , , , ,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1	rese	rved				ſ			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	-		reserved			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS	ſ	rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/Fi	eld		Name		Туре	F	Reset	Descr	iption							
31:'	11	I	reserved		RO		0x00	comp	atibility v	vith futur	e produ	e value c cts, the v fy-write c	alue of a	a reserv		
10	)		OEMIS		RO		0	UART	Overru	n Error N	/lasked	nterrupt	Status			
		Gives the masked interrupt state of this interrupt.         BEMIS       RO       0       UART Break Error Masked Interrupt Status														
9		BEMIS     RO     0     UART Break Error Masked Interrupt Status														
		BEMIS       RO       0       UART Break Error Masked Interrupt Status         Gives the masked interrupt state of this interrupt.														
8			PEMIS		RO		0		-			errupt St				
_												ate of this		ot.		
7			FEMIS		RO		0			-		Interrupt ate of this		ht		
6			RTMIS		RO		0				•	ked Inter				
0					Ro		0					ate of this				
5			TXMIS		RO		0	UART	Transm	iit Maske	ed Interr	upt Statu	IS			
								Gives	the mas	sked inte	errupt sta	ate of this	s interrup	ot.		
4			RXMIS		RO		0	UART	Receiv	e Maske	d Interru	upt Status	S			
								Gives	the mas	sked inte	errupt sta	ate of this	s interrup	ot.		
3:0	)	I	reserved		RO		0	comp	atibility v	vith futur	e produ	e value c cts, the v fy-write c	alue of a	a reserv	•	

### Register 12: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

		x0000.0				0.5	a-	<u>.</u>	07	07	<u>.</u>	07			<i>.</i> –	
I	31	30	29	28	27	26	25	24 rese	23	22	21	20	19	18	17	16
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R
leset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC			erved	
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	R
Bit/F	ield		Name		Туре	F	Reset	Descri	iption							
31:	11		reserved		RO		0x00	compa	atibility v	/ith futur	e produo		alue of	a reserv	. To prov red bit sh	
1(	)		OEIC		W1C		0	Overru	un Error	Interrup	t Clear					
The OEIC values are defined as follows:																
								Value	Descri	ption						
								0		ect on th	e interru	pt.				
								1	Clears	interrup	t.					
9			BEIC		W1C		0	Break	Error In	terrupt (	Clear					
								The B	EIC valu	ues are o	defined a	as follow	s:			
								Value	Descri	ption						
								0	No effe	ect on th	e interru	pt.				
								1	Clears	interrup	t.					
8			PEIC		W1C		0	Parity	Error In	terrupt C	Clear					
								The P	EIC valu	ues are o	defined a	as follow	s:			
								Value	Descri	ption						
								0		ect on th	e interru	pt.				
								1	Clears	interrup	t.					
7			FEIC		W1C		0	Framii	ng Error	Interrup	t Clear					
								The F	EIC valu	ues are o	defined a	as follow	s:			
								Value	Descri	ption						
								0	No effe	ect on th	e interru	pt.				

Bit/Field	Name	Туре	Reset	Description
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear The RTIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear The TXIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear The RXIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 13: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· ·		I	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei									-			0			U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				PI	I D4 I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield	o o o o d Name			Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		PID4		RO	0	x0000	UART	Periphe	eral ID R	egister[7	7:0]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	is periph	eral.

### Register 14: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1 1 1			rese	rved	1	1			1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	rese	erved		1	1		1	1	PI	D5	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved	1	RO		0x00	comp	atibility	with futur	e produ	ne value o ucts, the v lify-write o	alue of	a reser	•	
7:	0		PID5		RO	C	x0000	UART	Periph	eral ID R	egister	[15:8]				
								Can b	e used	by softwa	are to io	dentify the	e prese	nce of tl	his perip	heral.

### Register 15: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		· · ·		I	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei									-			0			U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				PII	D6	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield	o o o o d Name			Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	/ith futur	e produc	cts, the v	alue of	a reserv	•	
7:	0		PID6		RO	0	x0000	UART	Periphe	eral ID R	egister[2	23:16]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	is periph	eral.

### Register 16: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				I	rese	rved I					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1				I I PI	70	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield															
31	:8		reserved		RO		0	compa	atibility v	vith futur	e produo	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		PID7		RO	0	x0000	UART	Periphe	eral ID R	egister[3	31:24]				
								Can b	e used b	oy softwa	are to ide	entify the	e preser	nce of thi	s periph	eral.

### Register 17: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 Offset 0xFE0 Type RO, reset 0x0000.0011

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	· · ·		1	rese	rved		1			ï	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1			1	PI	D0	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility w	ith futur	re produ	e value o cts, the v fy-write o	alue of	a reserv	•	vide nould be
7:	0		PID0		RO		0x11	UART	Periphe	eral ID R	Register[7	7:0]				
								Can b	e used b	oy softw	are to id	entify the	e preser	nce of th	is peripl	neral.

### Register 18: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		ı	1				PI	D1	I	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield	o o o o o eld Name Type R					Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp		vith futur	e produc	cts, the v	alue of	erved bit a reserv n.	•	
7:	0		PID1		RO		0x00	UART	Periphe	eral ID R	egister[1	15:8]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	s periph	eral.

### Register 19: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· · ·			rese	rved					1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	т т Г	rese	rved		I	T				PI	D2	T	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8	l	reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		PID2		RO		0x18	UART	Periphe	eral ID R	egister[2	23:16]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of th	is periph	eral.

### Register 20: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	· · ·		1	rese	rved	1	1	1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		T	1		T	1	I Pl	D3	1	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved	ł	RO		0x00	comp	atibility	with futur	e produ	ne value o ucts, the v lify-write o	alue of	a reser	•	
7:	0		PID3		RO		0x01	UART	- Periph	eral ID R	egister	[31:24]				
								Can b	e used	by softwa	are to io	dentify the	e presei	nce of tl	his perip	heral.

### Register 21: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 0 (UARTPCelIID0)

UART0 base: 0x4000.C000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1 1				I	rese	erved					1	I	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	1				CI	D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield	o o o o o d Name Type				F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv		
7:	0		CID0		RO		0x0D	UART	<sup>-</sup> PrimeC	ell ID Re	egister[7	':0]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

### Register 22: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCelIID1)

UART0 base: 0x4000.C000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei												0			0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		1	1				CII	D1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	Bit/Field Name Type R							Descr	iption							
31	:8		reserved		RO		0x00	comp	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		CID1		RO		0xF0	UART	PrimeC	ell ID Re	egister[1	5:8]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

### Register 23: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· · ·		1	rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							CI	D2	-	-	-
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
24	.0		racariad		DO		0.00	Coffu	ara ahau	ld not re	ly on the		of a raad	much hit	To prov	ido
31	.8		reserved		RO		0x00	comp	are shou atibility w rved acro	ith futur/	e produc	cts, the v	alue of	a reserv		
7:	0		CID2		RO		0x05	UART	PrimeC	ell ID Re	egister[2	3:16]				
								Provid	des softw	/are a st	andard o	cross-pe	ripheral	identific	ation sy	stem.

### Register 24: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCelIID3)

UART0 base: 0x4000.C000 Offset 0xFFC Type RO, reset 0x0000.00B1

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					•	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		1	1 1	rese	rved		T	I				CII	D3	ĩ	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:	8	ļ	reserved		RO		0x00	compa	are shou atibility w	ith futur	e produc	cts, the v	alue of	a reserv	•	
7:0	0		CID3		RO		0xB1		<sup>·</sup> PrimeC les softw		• •	-	ripheral	identific	ation sy	stem.

# **12** Synchronous Serial Interface (SSI)


The Stellaris<sup>®</sup> Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris<sup>®</sup> SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

### 12.1 Block Diagram

#### Figure 12-1. SSI Module Block Diagram



## 12.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

#### 12.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 1.5 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the 20-MHz input clock. The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 268). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0** (SSICR0) register (see page 261).

The frequency of the output clock SSIClk is defined by:

FSSIClk = FSysClk / (CPSDVSR \* (1 + SCR))

Note that although the SSIClk transmit clock can theoretically be 10 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 308 to view SSI timing parameters.

#### 12.2.2 FIFO Operation

#### 12.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 265), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

#### 12.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

#### 12.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each

of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask (SSIIM)** register (see page 269). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 271 and page 272, respectively).

#### 12.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.


For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

#### 12.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 12-2 on page 251 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.

#### Figure 12-2. TI Synchronous Serial Frame Format (Single Transfer)




In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIC1k. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIC1k after the LSB has been latched.

Figure 12-3 on page 252 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.





#### 12.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

#### SPO Clock Polarity Bit


When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

#### SPH Phase Control Bit


The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.


#### 12.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0


Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 12-4 on page 253 and Figure 12-5 on page 253.











In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

### 12.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 12-6 on page 254, which covers both single and continuous transfers.

SSICIk —					_~~`			
SSIRx —		X	X	)4 to 16 bits	,, X,,,,	X		
SSITx —	/ MSB /	χ	X	χ	X_,	X	LSB	

#### Figure 12-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIC1k pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.


Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.


For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

#### 12.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0


Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 12-7 on page 255 and Figure 12-8 on page 255.



#### Figure 12-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0



#### Figure 12-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

### 12.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 12-9 on page 256, which covers both single and continuous transfers.

SSICIk							
SSIFss					,		ſ
SSIRx—	(Q) <u>MSB</u> (	X	X	4 to 16 bits		χ	<u>(LSB)</u> (Q)-
SSITx	MSB (	X	X	X		χ	LSB

Figure 12-9. Freescale SPI Frame Format with SPO=1 and SPH=1

#### Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIC1k pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFSS line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

#### 12.2.4.7 MICROWIRE Frame Format

Figure 12-10 on page 257 shows the MICROWIRE frame format, again for a single frame. Figure 12-11 on page 258 shows the same format when back-to-back frames are transmitted.




Figure 12-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.






Figure 12-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 12-12 on page 258 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





# 12.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
  - a. For master operations, set the **SSICR1** register to 0x0000.0000.
  - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
  - c. For slave mode (output disabled), set the SSICR1 register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.

- 4. Write the **SSICR0** register with the following configuration:
  - Serial clock rate (SCR)
  - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
  - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
  - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

### 12.4 Register Map

Table 12-1 on page 259 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- Note: The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Table 12-1. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	261

Offset	Name	Туре	Reset	Description	See page
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	263
0x008	SSIDR	R/W	0x0000.0000	SSI Data	265
0x00C	SSISR	RO	0x0000.0003	SSI Status	266
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	268
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	269
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	271
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	272
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	273
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	274
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	275
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	276
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	277
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	278
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	279
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	280
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	281
0xFF0	SSIPCelIID0	RO	0x0000.000D	SSI PrimeCell Identification 0	282
0xFF4	SSIPCelIID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	283
0xFF8	SSIPCelIID2	RO	0x0000.0005	SSI PrimeCell Identification 2	284
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	285

# 12.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

### Register 1: SSI Control 0 (SSICR0), offset 0x000

**SSICR0** is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI0 bas Offset 0x Type R/W	e: 0x4000 000	0.8000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		r í		I	rese	l erved	Î	l .	1	1	í	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	sc	R		•	•	SPH	SPO	FI	RF		D	SS	.
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	16		reserved		RO		0x00	compa	atibility v	vith futur	e produ		value of	a reserv	. To prov red bit sh	
15	:8		SCR		R/W	0	x0000	SSI S	erial Clo	ck Rate						
									alue scr SI. The b		-	erate the	transmi	t and re	ceive bit	rate of
								BR=F;	SSIClk	/(CPSD	VSR *	(1 + S	CR))			
												lue from a value	•	-	med in tl	he
7	,		SPH		R/W		0	SSI S	erial Clo	ck Phas	e					
								This b	oit is only	/ applica	ble to th	e Frees	cale SPI	Format	-	
								it to cl either	hange st	tate. It ha	as the m	iost impa	act on th	e first bi	data an t transm the first	itted by
										-		•			tedge tra transitio	
6	5		SPO		R/W		0	SSI S	erial Clo	ick Polai	rity					
								This b	oit is only	/ applica	ble to th	e Frees	cale SPI	Format		
								SSIC	lk pin. li	f spo is	1, a stea		e High va	alue is pl	value on laced on	

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				The FRF values are defined as follows:
				Value Frame Format
				0x0 Freescale SPI Frame Format
				0x1 Texas Intruments Synchronous Serial Frame Format
				0x2 MICROWIRE Frame Format
				0x3 Reserved
3:0	DSS	R/W	0x00	SSI Data Size Select
				The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

### Register 2: SSI Control 1 (SSICR1), offset 0x004

**SSICR1** is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI Co SSI0 bas Offset 0x0 Type R/M	e: 0x4000 004	0.8000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1		r r		erved	1	1	r	1	1	SOD	MS	SSE	LBM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31:	31:4       reserved       RO       0x00       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.         3       SOD       R/W       0       SSI Slave Mode Output Disable															
3	i		SOD		R/W		0	SSI S	lave Mo	de Outp	ut Disab	le				
								syster slaves the se could config The s	ms, it is p s in the s rial outp be tied t gured so OD value e Descri SSI ca	oossible ystem w ut line. Ir ogether. that the es are do ption in drive a	for the S /hile ens n such sy . To oper SSI slar efined a	SSI mast uring tha vstems, t rate in su ve does s follows putput in	ode (MS ter to bro at only or he TXD I uch a sys not drive Slave O output in	adcast a ne slave ines fror stem, the the SS	a messa drives da n multiple e SOD bi ITx pin.	ge to all ata onto e slaves
2	!		MS		R/W		0	SSI M	laster/SI	ave Sele	ect					
									oit select disable			e mode	and can	be mod	lified onl	y when
								The M	s values	s are def	fined as	follows:				
								Value	e Descri	ption						
								0	Device	e configu	ured as a	a master	:			
								1	Device	e configu	ired as a	a slave.				

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Setting this bit enables SSI operation.
				The SSE values are defined as follows:
				Value Description
				0 SSI operation disabled.
				1 SSI operation enabled.
				<b>Note:</b> This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				The LBM values are defined as follows:
				Value Description
				0 Normal serial port operation enabled.

1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

#### Register 3: SSI Data (SSIDR), offset 0x008

**SSIDR** is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

#### SSI Data (SSIDR)

SSI0 base: 0x4000.8000 Offset 0x008

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		•			1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	1	•	, , ,		•	DA	TA		•	•	1	•	•	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved	I	RO	02	×0000	compa	are shou atibility w rved acre	/ith futur	e produ	cts, the v	alue of	a reserv	•	
15	:0		DATA		R/W	0:	x0000	SSI R	eceive/T	ransmit	Data					
								A read	d operati	on read	s the red	eive FIF	O. A wr	ite opera	ation wri	tes the

transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

SSI Status (SSISR)

### Register 4: SSI Status (SSISR), offset 0x00C

**SSISR** is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	1					rese	rved	1		1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RC 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		r	1		1 1	reserved	r	1	1	1	r	BSY	RFF	RNE	TNF	TF
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	Ri 1
Bit/Fi	ield		Name		Туре	5	Reset	Descr	intion							
			Name													
31:	5		reserved		RO	(	00x0	compa	atibility v		e produ	cts, the	value of	erved bit a reserv n.		
4			BSY		RO		0	SSI B	usy Bit							
								The B	SY value	es are de	efined a	s follows	:			
								Value	e Descri	ption						
								0	SSI is							
			1		currently nit FIFO			d/or rec	eiving a	frame, o	r the					
3			RFF		RO		0	SSI R	eceive F	FIFO Ful	I					
								The R	FF value	es are de	efined a	s follows	:			
								Value	e Descri	ption						
								0	Receiv	/e FIFO	is not fu	11.				
								1	Receiv	/e FIFO	is full.					
2			RNE		RO		0	SSI R	eceive F	FIFO Not	t Empty					
								The R	NE value	es are de	efined a	s follows	:			
								Value	e Descri	ption						
								0	Receiv	/e FIFO	is empty	/.				
								1	Receiv	/e FIFO	is not er	npty.				
1			TNF		RO		1	SSI T	ransmit	FIFO No	t Full					
								The T	NF value	es are de	efined a	s follows	:			
								Value	e Descri	ption						
								0		nit FIFO	is full.					
								1	Tropor	nit FIFO	in not fu					

Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty The TFE values are defined as follows:
				Value Description 0 Transmit FIFO is not empty.

1 Transmit FIFO is empty.

### Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

**SSICPSR** is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

#### SSI Clock Prescale (SSICPSR) SSI0 base: 0x4000.8000 Offset 0x010 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1					1	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		1	1 1	rese	rved		T	ı		r	r	CPSI	DVSR	1	r	$\square$
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Fi	eld		Name		Туре	I	Reset	Descr	iption							
31:	8	I	reserved		RO 0x00			compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	)	C	PSDVSF	२	R/W		0x00		lock Pre alue mu			umber fro	om 2 to	254, dep	pending	on the

This value must be an even number from 2 to 254, depending on the frequency of SSIC1k. The LSB always returns 0 on reads.

### Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

#### SSI Interrupt Mask (SSIIM) SSI0 base: 0x4000.8000 Offset 0x014 Type R/W, reset 0x0000.0000

Type         RO         R	RO RO 0 0 1 0													
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0													
reserved TXIM RXIM F	RTIM RORIM													
	R/W R/W													
Reset         0 <td>0 0</td>	0 0													
Bit/Field Name Type Reset Description														
31:4 reserved RO 0x00 Software should not rely on the value of a reserved bit. To														
compatibility with future products, the value of a reserved preserved across a read-modify-write operation.	bit should be													
3 TXIM R/W 0 SSI Transmit FIFO Interrupt Mask														
The TXIM values are defined as follows:														
Value Description														
0 TX FIFO half-full or less condition interrupt is mas	sked.													
1 TX FIFO half-full or less condition interrupt is not r	masked.													
2 RXIM R/W 0 SSI Receive FIFO Interrupt Mask														
The RXIM values are defined as follows:														
Value Description														
0 RX FIFO half-full or more condition interrupt is ma	asked.													
1 RX FIFO half-full or more condition interrupt is not	ot masked.													
1 RTIM R/W 0 SSI Receive Time-Out Interrupt Mask														
The RTIM values are defined as follows:														
Value Description														
0 RX FIFO time-out interrupt is masked.														
1 RX FIFO time-out interrupt is not masked.														

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask The RORIM values are defined as follows:
				Value Description 0 RX FIFO overrun interrupt is masked.

1 RX FIFO overrun interrupt is not masked.

### Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI0 bas Offset 0x Type RO	018			8													
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I			1	r 		1	rese	rved				1			
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
Resei	0		0	U	0	U	0	U	U	0	0	0	0	0	0	U	U
i	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							res	erved						TXRIS	RXRIS	RTRIS	RORRIS
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0							
Reset	0		0	0	0	0	0	0	0	0	0	0	0		0	0	0
Bit/F	ield			Name		Туре		Reset	Descr	iption							
31	:4		r	eserved	1	RO		0x00	compa	are shou atibility w rved acro	ith futur	e produo	cts, the v	alue of	a reserv		
3				TXRIS		RO		1	SSI TI	ransmit I	FIFO Ra	w Interri	Jot Stati	IS			
										tes that					ess, whe	n set.	
2	2			RXRIS		RO		0	SSI R	eceive F	IFO Rav	w Interru	ipt Statu	s			
									Indica	tes that	the rece	ive FIFC	) is half <sup>.</sup>	full or m	ore. whe	en set.	
															,		
1				RTRIS		RO		0	SSI R	eceive T	ime-Out	Raw In	terrupt S	Status			
									Indica	tes that	the rece	ive time	-out has	occurre	d, when	set.	
0	)		F	RORRIS	6	RO		0	SSI R	eceive C	Overrun	Raw Inte	errupt St	atus			
									Indica	tes that	the rece	ive FIFC	) has ov	erflowed	l, when a	set.	

SSI Raw Interrupt Status (SSIRIS)

#### Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The SSIMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt St	atus (SSIMIS)
-------------------------	---------------

SSI0 base: 0x4000.8000 Offset 0x01C Type RO, reset 0x0000.0000

• •																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	reser	rved				1	1	1	
<b>І</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I I	r	і і	rese	erved	т т -			r	r	TXMIS	RXMIS	RTMIS	RORMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descri	ption							
31:	:4	I	reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the	of a rese value of operatio	a reserv		
		preserved across a read-modify-write operation. TXMIS RO 0 SSI Transmit FIFO Masked Interrupt Status														
3			TXMIS		RO		0	SSI Tr	ansmit	FIFO Ma	isked In	terrupt S	Status			
								Indicat	tes that	the tran	smit FIF	O is half	f full or le	ess, whe	n set.	
2			RXMIS		RO		0	551 D/	acoivo E	IFO Ma	skod Int	orrunt S	tatue			
2					NO		0					•				
								Indicat	tes that	the rece	ive FIFC	) is half	full or m	ore, whe	en set.	
1			RTMIS		RO		0	SSI Re	eceive T	īme-Ou	t Maske	d Interru	pt Statu	S		
								Indicat	tes that	the rece	ive time	-out has	occurre	d when	set	
												0001100	. eesuno	2,		
0		I	RORMIS	;	RO		0	SSI Re	eceive (	Overrun	Masked	Interrup	ot Status			
								Indicat	tes that	the rece	ive FIFC	) has ov	verflowed	l, when s	set.	

## Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI Inte			SIICR)													
SSI0 base Offset 0x0 Type W10	020		000													
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
]		1			r r		1	rese	rved			1	1		1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•				rese	erved				•		l	RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	2	reserved       RO       0x00       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.         RTIC       W1C       0       SSI Receive Time-Out Interrupt Clear														
1			RTIC		W1C		0	SSI R	eceive T	ime-Out	Interru	ot Clear				
								The R	TIC valu	ues are o	defined	as follow	/S:			
								Value	Descri	ption						
								0	No effe	ect on in	terrupt.					
								1	Clears	interrup	t.					
0			RORIC		W1C		0	SSI R	eceive C	Overrun	nterrup	t Clear				
								The R	ORIC VA	lues are	defined	l as follo	WS:			
								Value	Descri	ption						
								0	No effe	ect on in	terrupt.					
								1	Clears	interrup	t.					

### Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1 1				1	rese	rved		1			1		
Type	RO	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO
Reset	0	U	0	U	U	0	0	0	0	0	0	0	U	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		1	1				PI	D4	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name	ame Type Rese				Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv		
7:	0		PID4		RO		0x00	SSI P	eriphera	I ID Reg	ister[7:0	]				
								Can b	e used b	by softwa	are to id	entify the	e preser	ice of thi	s periph	eral.

### Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	rved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Report	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10	· · ·	1		rved	10	1		, 				D5	-	· · ·	
					L											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		0 0 0 0 Name Type Res					Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produc	cts, the v	alue of	a reserv		
7:	0		PID5		RO		0x00		eriphera	0	•	-				
								Can b	e used b	by softwa	are to id	entify the	e preser	ice of thi	is periph	eral.

### Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· ·			rese	rved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		•	1 1		rved	10	1	1			, <u> </u>	PI		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield	Name Type Reset							iption							
31:	:8	Name Type Res reserved RO 0x0						compa	atibility w	vith futur	ely on the re produc ad-modif	cts, the v	alue of	a reserv	•	
7:0	0		PID6		RO		0x00	SSI P	eriphera	I ID Reg	ister[23:	16]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	is periph	eral.

### Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•			, , ,		•	rese	rved						1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	1				PI	D7		1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produc	cts, the v	alue of	a reserv		
7:	0		PID7		RO		0x00	SSI P	eriphera	I ID Reg	ister[31:	24]				
								Can b	e used b	by softwa	are to ide	entify the	e presen	ice of thi	is periph	eral.

### Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					•	rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		rved	10	1	1				PI		1	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0
Bit/F	/Field Name Type Reset Desc															
31	:8		reserved		RO		0	compa	atibility w	/ith futur	e produ		alue of	erved bit. a reserv n.	•	
7:	0		PID0		RO		0x22	SSI P	eriphera	I ID Reg	ister[7:0	]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	s periph	eral.

### Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
riccor	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	· · · ·		rved	10	1					PI		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
					51											
31:	:8	reserved RO 0x00 Software sho compatibility preserved act										cts, the v	alue of	a reserv	•	
7:	0		PID1		RO		0x00	SSI P	eriphera	I ID Reg	ister [15	:8]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	s periph	eral.

### Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10	1	1 1		rved	10	1	1		, <u> </u>	, <u> </u>		D2	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility w	vith futur	ely on the re produc ad-modif	cts, the v	alue of	a reserv	•	
7:	0		PID2		RO		0x18	SSI P	eriphera	I ID Reg	ister [23	:16]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	is periph	eral.

### Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved	l			1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r		rese	rved		T	1		r		PI	D3	r	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8	l	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produc	cts, the v	alue of	a reserv		
7:	D		PID3		RO		0x01		eriphera e used b	0	•	-	e preser	ice of thi	s periph	eral.

### Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					1	rese	erved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				CII	D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ïeld		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		CID0		RO		0x0D	SSI P	rimeCell	ID Regi	ster [7:0	]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

### Register 19: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		, , ,		I	rese	erved					1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Neset									-						0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		·		rese	rved							CI	D1	1	1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	ith futur/	e produc	cts, the v	alue of	a reserv	•	
7:	0		CID1		RO		0xF0	SSI P	rimeCell	ID Regi	ster [15:	8]				
								Provid	des softw	/are a st	andard o	cross-pe	ripheral	identific	ation sy	stem.

### Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					, , ,		1	rese	rved					1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•	•		1		CII	52	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		CID2		RO		0x05	SSI P	rimeCell	ID Regi	ster [23	:16]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

### Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , ,		1	rese	erved					1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Nesei									-						0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•					CI	D3	1	1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	ith futur/	e produc	cts, the v	alue of	a reserv	•	
7:	0		CID3		RO		0xB1	SSI P	rimeCell	ID Regi	ster [31:	24]				
								Provid	des softw	/are a st	andard o	cross-pe	ripheral	identific	ation sy	stem.

# **13** Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S101 controller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt


**Note:** Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables for more information.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

## 13.1 Block Diagram



#### Figure 13-1. Analog Comparator Module Block Diagram

## 13.2 Functional Description


Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0

As shown in Figure 13-2 on page 287, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.

#### Figure 13-2. Structure of Comparator Unit



A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin.

Important: Certain register bit values must be set before using the analog comparators. The proper
pad configuration for the comparator input and output pins are described in the
Comparator Operating Mode tables.

ACCNTL0	Com	Comparator 0							
ASRCP	VIN-	VIN+	Output	Interrupt					
00	C0-	C0+	C0o/C1-	yes					
01	C0-	C0+	C0o/C1-	yes					
10	C0-	Vref	C0o/C1-	yes					
11	C0-	reserved	C0o/C1-	yes					

Table 13-1.	Comparator	0 Operating	Modes
-------------	------------	-------------	-------

ACCNTL1	Compara	tor 1		
ASRCP	VIN-	VIN+	Output	Interrupt
00	C0o/C1- <sup>a</sup>	n/a	n/a	yes
01	C0o/C1-	C0+	n/a	yes
10	C0o/C1-	Vref	n/a	yes
11	C0o/C1-	reserved	n/a	yes

#### Table 13-2. Comparator 1 Operating Modes

a. C0o and C1- signals share a single pin and may only be used as one or the other.

#### 13.2.1 Internal Reference Programming

RNG [

The structure of the internal reference is shown in Figure 13-3 on page 288. This is controlled by a single configuration register (**ACREFCTL**). Table 13-3 on page 288 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

#### 

#### Figure 13-3. Comparator Internal Reference Structure

#### Table 13-3. Internal Reference Voltage and ACREFCTL Field Values

	Register	Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	
EN=0		0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.

ACREFCTL R	legister	Output Reference Voltage Based on VREF Field Value								
EN Bit Value	RNG Bit Value									
EN=1	RNG=0	Total resistance in ladder is 32 R.								
		$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$								
		$V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{32}$								
		$V_{REF} = 0.825 + 0.103$ VREF								
		The range of internal reference in this mode is 0.825-2.37 V.								
	RNG=1	Total resistance in ladder is 24 R.								
		$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$								
		$V_{REF} = AV_{DD} \times \frac{(VREF)}{24}$								
		$V_{REF}$ = 0.1375 x $V_{REF}$								
		The range of internal reference for this mode is 0.0-2.0625 V.								

# **13.3** Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with co- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* invert the output on the C0o pin by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

# 13.4 Register Map

Table 13-4 on page 290 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Offset	Name	Туре	Reset	Description	See page
0x00	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	291
0x04	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	292
0x08	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	293
0x10	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	294
0x20	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	295
0x24	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	296
0x40	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	295
0x44	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	296

#### Table 13-4. Analog Comparators Register Map

# 13.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

# Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparators.

Analog Comparator	Masked I	Interrupt S	Status (	(ACMIS)	)
-------------------	----------	-------------	----------	---------	---

Base 0x4003.C000

Offset 0x00 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	Ì	1	1 1		1	rese	1 erved	1	1	1	1	1	1	
					1				1							
Туре	RO	RC	) RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	r	T	г т 1		res	erved	r I	1	1	T	1	1	IN1	IN0
Туре	RO	RC	) RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31			Name reserve		Type RO R/W1C		Reset 0x00	Softw comp prese	atibility rved ac	with futu ross a re	ire prodi ead-mod	ne value ucts, the lify-write	value of operatio	a reserv		
I					R/WIC	,	0	Gives	the ma		errupt s	ipt Status tate of thi		upt. Writ	e 1 to thi	s bit to
0			IN0		R/W1C	;	0	Comp	parator (	) Maske	d Interru	pt Status	6			
										sked int ding inte	•	tate of thi	s interro	upt. Writ	e 1 to thi	s bit to

# Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparators.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x04 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	1	1 I		1	rese	rved	1 1		1	1	í	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	і і		rese	erved		1 1		1	1	r	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:2		reserve	d	RO		0x00	compa	atibility v	vith futur	e produ	ie value o icts, the v ify-write o	value of	a reserv	•	
1			IN1		RO		0	Comp	arator 1	Interrup	t Status	6				
								When 1.	set, indi	cates tha	at an inte	errupt ha	s been g	jenerate	d by con	nparator
0	1		IN0		RO		0	Comp	arator 0	Interrup	t Status	6				
								When 0.	set, indi	cates tha	at an inte	errupt ha	s been g	lenerate	d by con	nparator

# Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparators.

Analog	Comparator	Interrupt	Enable	(ACINTEN)
--------	------------	-----------	--------	-----------

Base 0x4003.C000

Offset 0x08 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1		•	rese	rved	1	1	1	т	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				res	erved		1	1	1		1	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31:			Name reserve	d	Type RO		Reset 0x00		are shou			ne value ucts, the			•	<i>v</i> ide hould be
1			IN1		R/W		0	Comp	arator 1	Interru	pt Enabl				parator <sup>-</sup>	1 output.
0	1		IN0		R/W		0				pt Enabl e control	e Ier interri	upt from	the corr	iparator (	) output.

# Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

#### Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x10 Type R/W, reset 0x0000.0000

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, 10001 0/		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1	rese	rved	1	I	1		r	1	Ì
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved			EN	RNG		rese	rved	1		I VF	I REF	1
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	1	Reset	Descr	intion							
Bitt			Hamo		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			2000	iption							
31:′	10		reserved	I	RO		0x00	compa	atibility	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•	
9			EN		R/W		0	Resist	tor Lado	ler Enabl	le					
								resisto		ecifies wl r is unpo <sub>D</sub> .						
										et to 0 so wer if not					umes th	e least
8			RNG		R/W		0	Resist	tor Lado	ler Rang	е					
								laddei		pecifies t otal resis 24 R.						
7:4	4		reserved	I	RO		0x00	compa	atibility v	uld not re with futur oss a rea	e produ	cts, the v	value of	a reserv		
3:0	0		VREF		R/W		0x00	Resist	tor Lado	ler Voltag	ge Ref					
								an an the inf	alog mu ternal re	ield spec Itiplexer. ference	The vol voltage	ltage cor available	respond e for con	ling to th nparison	e tap po . See Ta	sition is

13-3 on page 288 for some output reference voltage examples.

# Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40

These registers specify the current output value of the comparator.

#### Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x20 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved	, , , ,				I	ı —	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	· · · · ·	1		rese	erved		, ,				r	OVAL	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:2		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
1			OVAL		RO		0	Comp	arator C	utput Va	lue					
								The O	VAL bit	specifies	the cu	rent outp	out value	e of the o	compara	ator.
0			reserved		RO		0	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	

# Register 7: Analog Comparator Control 0 (ACCTL0), offset 0x24 Register 8: Analog Comparator Control 1 (ACCTL1), offset 0x44

These registers configure the comparator's input and output.

# Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000 Offset 0x24 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	erved		1			1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	reserved			AS	RCP		rese	rved	•	ISLVAL	IS	EN	CINV	reserved
Туре	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	11		reserved		RO		0x00	Softw	are shoi	ıld not re	elv on th	e value o	of a rese	erved bit		vide
• · ·												cts, the v				
								prese	rved acr	oss a re	ad-mod	ify-write o	operatio	n.		
10:	0		ASRCP		R/W		0x00	Analo	a Souro	e Positiv						
10.	9		ASKUP		R/ VV		0,000		•							
												ource of i				terminal
								of the	compar	ator. The	e encod	ings for t	his field	are as f	ollows:	
								Value	e Functi	on						
								0x0	Pin va	lue						
								0x1	Pin va	lue of C	)+					
								0x2	Interna	al voltage	e refere	nce				
								0x3	Reser	/ed						
8:	5		reserved		RO		0	Softw	ara shai	uld not re	alv on th	e value d	of a rose	arvad hit		vide
0.	J		leseiveu		RU		0				•	cts, the v			•	
								•			•	ify-write				
4			ISLVAL		R/W		0	Interru	upt Sens	e Level	Value					
							-		•						hot ac-	orotoo
										•		sense va		•	•	


an interrupt if in Level Sense mode. If 0, an interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High.

Bit/Field	Name	Туре	Reset	Description
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# 14 Pin Diagram

Figure 14-1 on page 298 shows the pin diagram and pin-to-signal-name mapping.

Figure 14-1. Pin Connection Diagram



LM3S101

# 15 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 15-1 on page 299 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 15-2 on page 300 lists the signals in alphabetical order by signal name.

Table 15-3 on page 301 groups the signals by functionality, except for GPIOs. Table 15-4 on page 302 lists the GPIO pins and their alternate functionality.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
1	PB7	I/O	TTL	GPIO port B bit 7
	TRST		TTL	JTAG TRSTn
2	PB6	I/O	TTL	GPIO port B bit 6
	C0+	I	Analog	Analog comparator 0 positive input
3	PB5	I/O	TTL	GPIO port B bit 5
	C1-	I	Analog	Analog comparator 1 negative input
	COo	0	TTL	Analog comparator 0 output
4	PB4	I/O	TTL	GPIO port B bit 4
	C0-		Analog	Analog comparator 0 negative input
5	RST	I	TTL	System reset input.
6	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater.
7	VDD	-	Power	Positive supply for I/O and some logic.
8	GND	-	Power	Ground reference for logic and I/O pins.
9	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
10	OSC1	I	Analog	Main oscillator crystal output.
11	PAO	I/O	TTL	GPIO port A bit 0
-	UORx	l	TTL	UART module 0 receive
12	PA1	I/O	TTL	GPIO port A bit 1
-	UOTx	0	TTL	UART module 0 transmit
13	PA2	I/O	TTL	GPIO port A bit 2
	SSIClk	I/O	TTL	SSI clock
14	PA3	I/O	TTL	GPIO port A bit 3
	SSIFss	I/O	TTL	SSI frame
15	PA4	I/O	TTL	GPIO port A bit 4
	SSIRx	I	TTL	SSI module 0 receive
16	PA5	I/O	TTL	GPIO port A bit 5
	SSITx	0	TTL	SSI module 0 transmit
17	VDD	-	Power	Positive supply for I/O and some logic.

#### Table 15-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description	
18	GND	-	Power	Ground reference for logic and I/O pins.	
19	PB0	I/O	TTL	GPIO port B bit 0	
-	CCP0	I/O	TTL	Capture/Compare/PWM 0	
20	PB1	I/O	TTL	GPIO port B bit 1	
-	32KHz	I	TTL	32 KHz input to the timer	
21	GND	-	Power	Ground reference for logic and I/O pins.	
22	VDD	-	Power	Positive supply for I/O and some logic.	
23	PB2	I/O	TTL	GPIO port B bit 2	
24	PB3	I/O	TTL	GPIO port B bit 3	
25	PC3	I/O	TTL	GPIO port C bit 3	
-	TDO	0	TTL	JTAG TDO and SWO	
-	SWO	0	TTL	JTAG TDO and SWO	
26	PC2	I/O	TTL	GPIO port C bit 2	
-	TDI	I	TTL	JTAG TDI	
27	PC1	I/O	TTL	GPIO port C bit 1	
-	TMS	I/O	TTL	JTAG TMS and SWDIO	
-	SWDIO	I/O	TTL	JTAG TMS and SWDIO	
28	PCO	I/O	TTL	GPIO port C bit 0	
-	TCK	I	TTL	JTAG/SWD CLK	
	SWCLK	I	TTL	JTAG/SWD CLK	

# Table 15-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description	
32KHz	20	I	TTL	32 KHz input to the timer	
C0+	2	I	Analog	Analog comparator 0 positive input	
C0-	4	I	Analog	Analog comparator 0 negative input	
COo	3	0	TTL	Analog comparator 0 output	
C1-	3	I	Analog	Analog comparator 1 negative input	
CCP0	19	I/O	TTL	Capture/Compare/PWM 0	
GND	8	-	Power	Ground reference for logic and I/O pins.	
GND	18	-	Power	Ground reference for logic and I/O pins.	
GND	21	-	Power	Ground reference for logic and I/O pins.	
LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater.	
OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.	
OSC1	10	I	Analog	Main oscillator crystal output.	
PAO	11	I/O	TTL	GPIO port A bit 0	
PA1	12	I/O	TTL	GPIO port A bit 1	
PA2	13	I/O	TTL	GPIO port A bit 2	
PA3	14	I/O	TTL	GPIO port A bit 3	
PA4	15	I/O	TTL	GPIO port A bit 4	

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PA5	16	I/O	TTL	GPIO port A bit 5
PBO	19	I/O	TTL	GPIO port B bit 0
PB1	20	I/O	TTL	GPIO port B bit 1
PB2	23	I/O	TTL	GPIO port B bit 2
PB3	24	I/O	TTL	GPIO port B bit 3
PB4	4	I/O	TTL	GPIO port B bit 4
PB5	3	I/O	TTL	GPIO port B bit 5
PB6	2	I/O	TTL	GPIO port B bit 6
PB7	1	I/O	TTL	GPIO port B bit 7
PCO	28	I/O	TTL	GPIO port C bit 0
PC1	27	I/O	TTL	GPIO port C bit 1
PC2	26	I/O	TTL	GPIO port C bit 2
PC3	25	I/O	TTL	GPIO port C bit 3
RST	5	I	TTL	System reset input.
SSIClk	13	I/O	TTL	SSI clock
SSIFss	14	I/O	TTL	SSI frame
SSIRx	15	I	TTL	SSI module 0 receive
SSITx	16	0	TTL	SSI module 0 transmit
SWCLK	28	I	TTL	JTAG/SWD CLK
SWDIO	27	I/O	TTL	JTAG TMS and SWDIO
SWO	25	0	TTL	JTAG TDO and SWO
TCK	28	I	TTL	JTAG/SWD CLK
TDI	26	I	TTL	JTAG TDI
TDO	25	0	TTL	JTAG TDO and SWO
TMS	27	I/O	TTL	JTAG TMS and SWDIO
TRST	1	I	TTL	JTAG TRSTn
UORx	11	I	TTL	UART module 0 receive
UOTx	12	0	TTL	UART module 0 transmit
VDD	7	-	Power	Positive supply for I/O and some logic.
VDD	17	-	Power	Positive supply for I/O and some logic.
VDD	22	-	Power	Positive supply for I/O and some logic.

# Table 15-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Analog	C0+	2	I	Analog	Analog comparator 0 positive input
Comparators	C0-	4	I	Analog	Analog comparator 0 negative input
	C0o	3	0	TTL	Analog comparator 0 output
	C1-	3	I	Analog	Analog comparator 1 negative input
General-Purpose	32KHz	20	I	TTL	32 KHz input to the timer
Timers	CCP0	19	I/O	TTL	Capture/Compare/PWM 0

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
JTAG/SWD/SWO	SWCLK	28	I	TTL	JTAG/SWD CLK
	SWDIO	27	I/O	TTL	JTAG TMS and SWDIO
	SWO	25	0	TTL	JTAG TDO and SWO
	TCK	28	I	TTL	JTAG/SWD CLK
	TDI	26	I	TTL	JTAG TDI
	TDO	25	0	TTL	JTAG TDO and SWO
	TMS	27	I/O	TTL	JTAG TMS and SWDIO
Power	GND	8	-	Power	Ground reference for logic and I/O pins.
	GND	18	-	Power	Ground reference for logic and I/O pins.
	GND	21	-	Power	Ground reference for logic and I/O pins.
	LDO	requires an exte GND of 1 μF or		Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater.	
	VDD	7	-	Power	Positive supply for I/O and some logic.
	VDD	17	-	Power	Positive supply for I/O and some logic.
	VDD	22	-	Power	Positive supply for I/O and some logic.
SSI	SSIClk	13	I/O	TTL	SSI clock
	SSIFss	14	I/O	TTL	SSI frame
	SSIRx	15	I	TTL	SSI module 0 receive
	SSITx	16	0	TTL	SSI module 0 transmit
System Control & Clocks	OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	10	I	Analog	Main oscillator crystal output.
	RST	5	I	TTL	System reset input.
	TRST	1	I	TTL	JTAG TRSTn
UART	UORx	11	I	TTL	UART module 0 receive
	UOTx	12	0	TTL	UART module 0 transmit

#### Table 15-4. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	11	UORx	
PA1	12	UOTx	
PA2	13	SSIClk	
PA3	14	SSIFss	
PA4	15	SSIRx	
PA5	16	SSITx	
PBO	19	CCP0	
PB1	20	32KHz	
PB2	23		
PB3	24		
PB4	4	C0-	
PB5	3	C1-	C00
PB6	2	C0+	

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PB7	1	TRST	
PCO	28	TCK	SWCLK
PC1	27	TMS	SWDIO
PC2	26	TDI	
PC3	25	TDO	SWO

# **16 Operating Characteristics**

#### **Table 16-1. Temperature Characteristics**

Characteristic	Symbol	Value	Unit				
Operating temperature range <sup>a</sup>	T <sub>A</sub>	-40 to +85	°C				
a Mauimum atara sa tama aratum ia 150°C							

a. Maximum storage temperature is 150°C.

#### Table 16-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) <sup>a</sup>	Θ <sub>JA</sub>	74	°C/W
Average junction temperature <sup>b</sup>	TJ	$T_A + (P_AVG \bullet \Theta_JA)$	°C
Maximum junction temperature	T <sub>JMAX</sub>	115 c	°C

a. Junction to ambient thermal resistance  $\theta_{JA}$  numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

c. T<sub>JMAX</sub> calculation is based on power consumption values and conditions as specified in "Power Specifications" on page 383 of the data sheet.

# **17 Electrical Characteristics**

# **17.1 DC Characteristics**

### 17.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

**Note:** The device is not guaranteed to operate properly at the maximum ratings.

#### Table 17-1. Maximum Ratings

Characteristic <sup>a</sup>	Symbol	Value	Unit
Supply voltage range (V <sub>DD</sub> )	V <sub>DD</sub>	0.0 to +3.6	V
Input voltage	V <sub>IN</sub>	-0.3 to 5.5	V
Maximum current for pins, excluding pins operating as GPIOs	I	100	mA
Maximum current for GPIO pins	I	100	mA

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V<sub>DD</sub>).

# 17.1.2 Recommended DC Operating Conditions

#### Table 17-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>DD</sub>	Supply voltage	3.0	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	2.0	-	5.0	V
V <sub>IL</sub>	Low-level input voltage	-0.3	-	1.3	V
V <sub>SIH</sub>	High-level input voltage for Schmitt trigger inputs	0.8 * V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>SIL</sub>	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V <sub>DD</sub>	V
V <sub>OH</sub>	High-level output voltage	2.4	-	-	V
V <sub>OL</sub>	Low-level output voltage	-	-	0.4	V
I <sub>OH</sub>	High-level source current, V <sub>OH</sub> =2.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
I <sub>OL</sub>	Low-level sink current, V <sub>OL</sub> =0.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

# 17.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 17-3. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>LDOOUT</sub>	Programmable internal (logic) power supply output value	2.25		2.75	V
	Output voltage accuracy	-	2%	-	%
t <sub>PON</sub>	Power-on time	-	-	100	μs
t <sub>ON</sub>	Time on	-	-	200	μs
t <sub>OFF</sub>	Time off	-	-	100	μs
V <sub>STEP</sub>	Step programming incremental voltage	-	50	-	mV
C <sub>LDO</sub>	External filter capacitor size for internal power supply	1.0	-	3.0	μF

### 17.1.4 **Power Specifications**

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V<sub>DD</sub> = 3.3 V
- Temperature = 25°C

### Table 17-4. Detailed Power Specifications

Parameter	Parameter Name	Conditions	Nom	Мах	Unit
I <sub>DD_RUN</sub>	Run mode 1 (Flash loop)	LDO = 2.50 V	45	50	mA
		Code = while(1){} executed in Flash			
		Peripherals = All clock-gated ON			
		System Clock = 20 MHz (with PLL)			
	Run mode 2 (Flash loop)	LDO = 2.50 V	25	30	mA
		Code = while(1){} executed in Flash			
		Peripherals = All clock-gated OFF			
		System Clock = 20 MHz (with PLL)			
	Run mode 1 (SRAM loop)	LDO = 2.50 V	40	45	mA
		Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated ON			
		System Clock = 20 MHz (with PLL)			
	Run mode 2 (SRAM loop)	LDO = 2.50 V	20	25	mA
		Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated OFF			
		System Clock = 20 MHz (with PLL)			
I <sub>DD_SLEEP</sub>	Sleep mode	LDO = 2.50 V	17	20	mA
		Peripherals = All clock-gated OFF			
		System Clock = 20 MHz (with PLL)			

Parameter	Parameter Name	Conditions	Nom	Мах	Unit
IDD_DEEPSLEEP	Deep-Sleep mode	LDO = 2.25 V	800	1000	μA
	Peripherals = All OFF				
		System Clock = MOSC/16			

# 17.1.5 Flash Memory Characteristics

#### Table 17-5. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE <sub>CYC</sub>	Number of guaranteed program/erase cycles before failure <sup>a</sup>	10,000	100,000	-	cycles
T <sub>RET</sub>	Data retention at average operating temperature of 85°C	10	-	-	years
T <sub>PROG</sub>	Word program time	20	-	-	μs
T <sub>ERASE</sub>	Page erase time	20	-	-	ms
T <sub>ME</sub>	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

# 17.2 AC Characteristics

### 17.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

#### Figure 17-1. Load Conditions



# 17.2.2 Clocks

#### Table 17-6. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f <sub>ref_crystal</sub>	Crystal reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>ref_ext</sub>	External clock reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>pll</sub>	PLL frequency <sup>b</sup>	-	200	-	MHz
T <sub>READY</sub>	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the  $\mathtt{XTAL}$  field of the RCC register.

#### Table 17-7. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f <sub>IOSC</sub>	Internal oscillator frequency	7	12	22	MHz

Parameter	Parameter Name	Min	Nom	Max	Unit
f <sub>MOSC</sub>	Main oscillator frequency	1	-	8	MHz
t <sub>MOSC_per</sub>	Main oscillator period	125	-	1000	ns
f <sub>ref_crystal_bypass</sub>	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f <sub>ref_ext_bypass</sub>	External clock reference (PLL in BYPASS mode)	0	-	20	MHz
f <sub>system_clock</sub>	System clock	0	-	20	MHz

# 17.2.3 Analog Comparator

# Table 17-8. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V <sub>OS</sub>	Input offset voltage	-	±10	±25	mV
V <sub>CM</sub>	Input common mode voltage range	0	-	V <sub>DD</sub> -1.5	V
C <sub>MRR</sub>	Common mode rejection ratio	50	-	-	dB
T <sub>RT</sub>	Response time	-	-	1	μs
T <sub>MC</sub>	Comparator mode change to Output Valid	-	-	10	μs

### Table 17-9. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
R <sub>HR</sub>	Resolution high range	-	V <sub>DD</sub> /32	-	LSB
R <sub>LR</sub>	Resolution low range	-	V <sub>DD</sub> /24	-	LSB
A <sub>HR</sub>	Absolute accuracy high range	-	-	±1/2	LSB
A <sub>LR</sub>	Absolute accuracy low range	-	-	±1/4	LSB

# 17.2.4 Synchronous Serial Interface (SSI)

#### Table 17-10. SSI Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t <sub>clk_per</sub>	SSIClk cycle time	2	-	65024	system clocks
S2	t <sub>clk_high</sub>	SSIClk high time	-	1/2	-	t clk_per
S3	t <sub>clk_low</sub>	SSIC1k low time	-	1/2	-	t clk_per
S4	t <sub>clkrf</sub>	SSIClk rise/fall time	-	7.4	26	ns
S5	t <sub>DMd</sub>	Data from master valid delay time	0	-	20	ns
S6	t <sub>DMs</sub>	Data from master setup time	20	-	-	ns
S7	t <sub>DMh</sub>	Data from master hold time	40	-	-	ns
S8	t <sub>DSs</sub>	Data from slave setup time	20	-	-	ns
S9	t <sub>DSh</sub>	Data from slave hold time	40	-	-	ns

Figure 17-2. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement






Figure 17-3. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer








# 17.2.5 JTAG and Boundary Scan

#### Table 17-11. JTAG Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	f <sub>тск</sub>	TCK operational clock frequency	0	-	10	MHz
J2	t <sub>TCK</sub>	TCK operational clock period	100	-	-	ns
J3	t <sub>TCK_LOW</sub>	тск clock Low time	-	t <sub>TCK</sub>	-	ns
J4	t <sub>тск_нідн</sub>	тск clock High time	-	t <sub>TCK</sub>	-	ns
J5	t <sub>TCK_R</sub>	TCK rise time	0	-	10	ns
J6	t <sub>TCK_F</sub>	TCK fall time	0	-	10	ns
J7	t <sub>TMS_SU</sub>	TMS setup time to TCK rise	20	-	-	ns
J8	t <sub>TMS_HLD</sub>	TMS hold time from TCK rise	20	-	-	ns
J9	t <sub>TDI_SU</sub>	TDI setup time to TCK rise	25	-	-	ns
J10	t <sub>TDI_HLD</sub>	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t <sub>TDO_ZDV</sub>		4-mA drive		15	26	ns
_		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t <sub>TDO_DV</sub>		4-mA drive		14	25	ns
_		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns

Parameter No.	Parameter	Parameter Name		Nom	Max	Unit
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t <sub>TDO DVZ</sub>		4-mA drive		7	9	ns
_		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t <sub>TRST</sub>	TRST assertion time	100	-	-	ns
J15	t <sub>TRST_SU</sub>	TRST setup time to TCK rise	10	-	-	ns


#### Figure 17-5. JTAG Test Clock Input Timing



#### Figure 17-6. JTAG Test Access Port (TAP) Timing



#### Figure 17-7. JTAG TRST Timing



# 17.2.6 General-Purpose I/O

**Note:** All GPIOs are 5 V-tolerant.

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
t <sub>GPIOR</sub>	GPIO Rise Time (from 20% to 80% of $\mathrm{V}_\mathrm{DD})$	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t <sub>GPIOF</sub>	GPIO Fall Time (from 80% to 20% of $V_{DD}$ )	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

#### Table 17-12. GPIO Characteristics


# 17.2.7 Reset

#### Table 17-13. Reset Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V <sub>TH</sub>	Reset threshold	-	2.0	-	V
R2	V <sub>BTH</sub>	Brown-Out threshold	2.85	2.9	2.95	V
R3	T <sub>POR</sub>	Power-On Reset timeout	-	10	-	ms
R4	T <sub>BOR</sub>	Brown-Out timeout	-	500	-	μs
R5	T <sub>IRPOR</sub>	Internal reset timeout after POR	15	-	30	ms
R6	T <sub>IRBOR</sub>	Internal reset timeout after BOR <sup>a</sup>	2.5	-	20	μs
R7	T <sub>IRHWR</sub>	Internal reset timeout after hardware reset ( $\overline{\mathtt{RST}}$ pin)	15	-	30	ms
R8	T <sub>IRSWR</sub>	Internal reset timeout after software-initiated system reset a	2.5	-	20	μs
R9	T <sub>IRWDR</sub>	Internal reset timeout after watchdog reset <sup>a</sup>	2.5	-	20	μs
R10	T <sub>IRLDOR</sub>	Internal reset timeout after LDO reset <sup>a</sup>	2.5	-	20	μs
R11	T <sub>VDDRISE</sub>	Supply voltage (V <sub>DD</sub> ) rise time (0 V-3.3 V)	-	-	100	ms

a. 20 \* t <sub>MOSC\_per</sub>


## Figure 17-8. External Reset Timing (RST)




#### Figure 17-9. Power-On Reset Timing




# Figure 17-10. Brown-Out Reset Timing




#### Figure 17-11. Software Reset Timing



#### Figure 17-12. Watchdog Reset Timing




# Figure 17-13. LDO Reset Timing



# 18 Package Information

#### Figure 18-1. 28-Pin SOIC Package



**Note:** The following notes apply to the package drawing.

- 1. Dimension "D" does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, and gate burrs shall not exceed .006" (0.15 mm) per side.
- 2. Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusion shall not exceed .010" (0.25 mm) per side.
- 3. "L" is the length of terminal for soldering to a substrate.
- 4. "N" is the number of terminal positions.
- 5. Terminal numbers are shown for reference only.
- 6. The lead width "B", as measured .014" (0.36 mm) or greater above the seating plane, shall not exceed a maximum value of .024" (0.61 mm).
- 7. Reference drawing JEDEC MS013, Variation AE.

Symbol	Dimensio	on in Inch	Dimensi	on in mm
	MIN	MAX	MIN	MAX
A	.093	.014	2.35	2.65
A1	.004	.012	0.10	0.30
В	.013	.020	0.33	0.51
С	.009	.013	0.23	.032
D	.696	.713	17.70	18.10
E	.291	.299	7.40	7.60
е	0.050 BS	C	1.27 BS	C
Н	.394	.419	10.00	10.65
h	.010	.029	0.25	0.75
L	.016	.050	0.40	1.27
S	.021	.031	0.533	.0787
α	0°	8°	0°	8°

# A Serial Flash Loader

# A.1 Serial Flash Loader

The Stellaris<sup>®</sup> serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

# A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

# A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris<sup>®</sup> device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2\*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2\*(20/115200) or 0.35 ms.

# A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 251 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

# A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

### A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
Data
                               This is the raw data intended for the device, which is formatted in
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

# A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND\_SEND\_DATA (see "COMMAND\_SEND\_DATA (0x24)" on page 320).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet was received correctly.

# A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

### A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

# A.4.1 COMMAND\_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND_PING;
```

The ping command has 3 bytes and the value for COMMAND\_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

# A.4.2 COMMAND\_GET\_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

#### A.4.3 COMMAND\_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND\_SEND\_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND\_GET\_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

# A.4.4 COMMAND\_SEND\_DATA (0x24)

This command should only follow a COMMAND\_DOWNLOAD command or another COMMAND\_SEND\_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND\_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND\_GET\_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

# A.4.5 COMMAND\_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

# A.4.6 COMMAND\_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND\_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND\_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

# **B** Register Quick Reference

				1									1		1
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	Control														
		t 0x000, res	et -												
, .jpc		VER													
			МА	JOR							MIN	I NOR			
PBORCTL	, type R/W,	offset 0x0	30, reset 0	x0000.7FFI	2										
			-												
						BO	RTIM							BORIOR	BORWT
LDOPCTL	, type R/W,	offset 0x03	34, reset O	x0000.0000											
												VA	'nDJ		
RIS, type I	RO, offset (	0x050, rese	t 0x0000.0	0000											
									PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
IMC, type	R/W, offset	0x054, res	et 0x0000	.0000											
									DUUU	01.01	1052	MOTIO	1.00	DODIN	D
MICO 51	DANIO								PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
wise, type	e R/W1C, 0	ffset 0x058	, reset ux(	0000.0000											
									PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	
RESC tvn	e R/W offs	et 0x05C, r	eset -						TELEMIO	OEIVIIO			LDOWIO	DOMINIO	
11200, 130															
										LDO	SW	WDT	BOR	POR	EXT
RCC, type	R/W, offse	t 0x060, res	set 0x07A	0.3AD1								I			
				ACG		SY	SDIV		USESYSDIV						
		PWRDN	OEN	BYPASS	PLLVER		XT/	AL		OSC	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
PLLCFG, t	type RO, of	fset 0x064,	reset -												
0	D					F						•	R		
DSLPCLK	CFG, type	R/W, offset	0x144, re	set 0x0780.	0000									-	-
															IOSC
CLKVCLR	, type R/W,	offset 0x1	50, reset 0	x0000.0000											
100100															VERCLF
LUUARST	, type R/W,	onset 0x16	ou, reset 0	x0000.0000											
															LDOARS <sup>-</sup>
DID1. type	RO offset	0x004, res	et -												LUORINO
_15 i, type	VE				F4	٩M					PAR	TNO			
	VL				17				TEMP			KG	ROHS	QI	JAL
DC0, type	RO, offset	0x008, rese	et 0x0007.	0003											
		.,					SRA	MSZ							
							FLAS								
DC1, type	RO, offset	0x010, rese	et 0x0000.	901F											
	MINSY	YSDIV									PLL	WDT	SWO	SWD	JTAG
DC2, type	RO, offset	0x014, rese	et 0x0303.	0011							-	•			
						COMP1	COMP0							TIMER1	TIMER0
											SSI0				UART0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC3, type	RO, offset	0x018, res	et 0x8100.0	)3C0											
32KHZ							CCP0								
						C1MINUS	C00	COPLUS	COMINUS						
DC4, type	RO, offset	0x01C, res	set 0x0000.	0007				1							
													GPIOC	GPIOB	GPIOA
RCGC0. tv	pe R/W. of	fset 0x100	, reset 0x00	000040				1							
	• •		, 												
												WDT			
SCGC0. tv	pe R/W. off	fset 0x110.	reset 0x00	000040								1			
												WDT			
	ne R/W of	feat 0x120	, reset 0x00	000040											
20000, ty	pe 1011, 01	1361 UX 120	, 16361 0.00												
												WDT			
PCGC4 +-		feat 0x104	rocot Ovor	000000											
	pe r. w, on	15et 0X104	, reset 0x00			00404	COMPO								
						COMP1	COMP0				SSI0			TIMER1	TIMER0
00004		in at 0		000000							3310				UARIU
SCGC1, ty	pe R/W, off	iset ux114,	reset 0x00	000000		00117	001176							<b>TIL (</b> )	<b>TIL</b>
						COMP1	COMP0				0.010			TIMER1	TIMER
											SSI0				UARTO
DCGC1, ty	pe R/W, of	fset 0x124	, reset 0x00	000000											
						COMP1	COMP0							TIMER1	TIMERO
											SSI0				UART0
RCGC2, ty	pe R/W, of	fset 0x108	, reset 0x00	000000				1							
													GPIOC	GPIOB	GPIOA
SCGC2, ty	pe R/W, off	fset 0x118,	reset 0x00	000000											
													GPIOC	GPIOB	GPIOA
DCGC2, ty	pe R/W, of	fset 0x128	, reset 0x00	000000											
													GPIOC	GPIOB	GPIOA
SRCR0, ty	pe R/W, off	set 0x040,	reset 0x00	000000											
												WDT			
SRCR1, ty	pe R/W, off	set 0x044,	reset 0x00	000000											
						COMP1	COMP0							TIMER1	TIMERO
											SSI0				UART0
SRCR2, ty	pe R/W, off	set 0x048,	reset 0x00	000000											
													GPIOC	GPIOB	GPIOA
Internal	Memory	,													
	ontrol O														
	00F.D000														
			set 0x0000	0000											
алд, туре	TOW, OIISE	. 0.000, re	361 UXUUUU												
									OFFSET						
	DAM - #	4.0	ant 0::0000	0000					OFFSEI						
гию, туре	rk/W, offse	ι υχ004, re	set 0x0000	.0000				ATA							
								ATA							
							D/	ATA							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-MC, type	R/W, offse	t 0x008, re	eset 0x0000	.0000											
							WR	KEY				COMT	MERASE	ERASE	WRITE
	pe RO, offs	ot 0x00C	rosot 0x000	0.000									WILIVAGE	LIVAGE	VVIXITE
UNIS, ty	be ico, onsi	et 0x000,		0.0000											
														PRIS	ARIS
FCIM, typ	e R/W, offse	et 0x010, r	eset 0x0000	.0000											
														PMASK	AMASH
FCMISC, 1	ype R/W1C	, offset 0x	014, reset 0	x0000.000	0							•			
														PMISC	AMISC
nterna	Memory	/													
	Control														
Base 0x4	00F.E000														
JSECRL,	type R/W, o	ffset 0x14	0, reset 0x1	13											
											U	SEC			
MPRE, t	/pe R/W, of	fset 0x130	, reset 0x80	000.000F											
								ENABLE							
	<b>D</b> 444 - 44						READ_	ENABLE							
-MPPE, ty	/pe R/W, off	set 0x134	, reset uxuu	00.000			PROC								
							PRUG	ENABLE							
GPIO Po	<b>I-Purpos</b> rt A base: rt B base:	0x4000.4	000	(GPIOs	)			ENABLE							
GPIO Po GPIO Po GPIO Po	rt A base: rt B base: rt C base:	0x4000.4 0x4000.5 0x4000.6	000 5000 5000												
GPIO Po GPIO Po GPIO Po	rt A base: rt B base:	0x4000.4 0x4000.5 0x4000.6	000 5000 5000												
GPIO Po GPIO Po GPIO Po	rt A base: rt B base: rt C base:	0x4000.4 0x4000.5 0x4000.6	000 5000 5000								D	ATA			
GPIO Po GPIO Po GPIO Po GPIODAT	rt A base: rt B base: rt C base:	0x4000.4 0x4000.5 0x4000.6 , offset 0x	000 5000 5000 000, reset 0	0x0000.000							D	 ATA			
GPIO Po GPIO Po GPIO Po GPIODAT	rt A base: rt B base: rt C base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 , offset 0x	000 5000 5000 000, reset 0	0x0000.000							D	 ATA			
GPIO Po GPIO Po GPIO Po GPIODAT	rt A base: rt B base: rt C base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 , offset 0x	000 5000 5000 000, reset 0	0x0000.000								ATA			
GPIO Po GPIO Po GPIO Po GPIODAT	rt A base: rt B base: rt C base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 , offset 0x	000 5000 6000 000, reset 0	0×0000.000											
GPIO Po GPIO Po GPIO Po GPIODAT	rt A base: rt B base: rt C base: A, type R/W type R/W, c	0x4000.4 0x4000.5 0x4000.6 , offset 0x	000 5000 6000 000, reset 0	0×0000.000											
GPIO Po GPIO Po GPIO Po GPIODAT	rt A base: rt B base: rt C base: A, type R/W type R/W, c	0x4000.4 0x4000.5 0x4000.6 , offset 0x	000 5000 6000 000, reset 0	0×0000.000											
GPIO Pa GPIO Pa GPIODAT, GPIODAT, GPIOIS, ty	rt A base: rt B base: rt C base: A, type R/W type R/W, c	0x4000.4 0x4000.5 0x4000.6 , offset 0x offset 0x40	000 000 000, reset 0 00, reset 0x0 , reset 0x00	)×0000.000								DIR			
SPIO Po SPIO Po SPIODAT, SPIODIR, SPIODIR, ty	rt A base: rt B base: rt C base: A, type R/W type R/W, c	0x4000.4 0x4000.5 0x4000.6 , offset 0x offset 0x40	000 000 000, reset 0 00, reset 0x0 , reset 0x00	)×0000.000								DIR DIR IS			
GPIO Po GPIO Po GPIODAT GPIODIR, GPIOIS, ty GPIOIBE,	rt A base: rt B base: rt C base: A, type R/W type R/W, off	0x4000.4 0x4000.5 0x4000.6 offset 0x ffset 0x404	000 000 000, reset 0 00, reset 0x0 , reset 0x00 18, reset 0x0	0x0000.000								DIR			
GPIO Pa GPIO Pa GPIODAT GPIODIR, GPIOIS, ty GPIOIBE,	rt A base: rt B base: rt C base: A, type R/W type R/W, c	0x4000.4 0x4000.5 0x4000.6 offset 0x ffset 0x404	000 000 000, reset 0 00, reset 0x0 , reset 0x00 18, reset 0x0	0x0000.000								DIR DIR IS			
GPIO Po GPIO Po GPIODAT GPIODIR, GPIOIS, ty GPIOIBE,	rt A base: rt B base: rt C base: A, type R/W type R/W, off	0x4000.4 0x4000.5 0x4000.6 offset 0x ffset 0x404	000 000 000, reset 0 00, reset 0x0 , reset 0x00 18, reset 0x0	0x0000.000								DIR DIR IS BE			
GPIODIR, GPIODIR, GPIOIS, ty GPIOIEE, GPIOIEV,	rt A base: rt B base: rt C base: A, type R/W, type R/W, off	0x4000.4 0x4000.5 0x4000.6 , offset 0x40 isset 0x404 ifset 0x404 ffset 0x404	000 000 000, reset 0 00, reset 0x0 0, reset 0x00 08, reset 0x00 08, reset 0x00	)×0000.000 0000.0000 000.0000 0000.0000								DIR DIR IS			
GPIO Pa GPIO Pa GPIODAT. GPIODAT. GPIOIS, ty GPIOIBE, GPIOIEV,	rt A base: rt B base: rt C base: A, type R/W type R/W, off	0x4000.4 0x4000.5 0x4000.6 , offset 0x40 isset 0x404 ifset 0x404 ffset 0x404	000 000 000, reset 0 00, reset 0x0 0, reset 0x00 08, reset 0x00 08, reset 0x00	)×0000.000 0000.0000 000.0000 0000.0000								DIR DIR IS BE			
GPIO Pa GPIO Pa GPIODAT. GPIODAT. GPIOIS, ty GPIOIBE, GPIOIEV,	rt A base: rt B base: rt C base: A, type R/W, type R/W, off	0x4000.4 0x4000.5 0x4000.6 , offset 0x40 isset 0x404 ifset 0x404 ffset 0x404	000 000 000, reset 0 00, reset 0x0 0, reset 0x00 08, reset 0x00 08, reset 0x00	)×0000.000 0000.0000 000.0000 0000.0000								DIR DIR IS BE EV			
GPIO Pa GPIO Pa GPIODATI GPIODATI GPIOIS, ty GPIOIBE, GPIOIEV, GPIOIEV,	rt A base: rt B base: rt C base: A, type R/W, type R/W, off type R/W, off type R/W, of	0x4000.4 0x4000.5 0x4000.6 , offset 0x iffset 0x40 iffset 0x404 iffset 0x404 iffset 0x404	000 000 000, reset 0 00, reset 0x0 , reset 0x00 8, reset 0x0 C, reset 0x00 1, reset 0x00	)×0000.000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000								DIR DIR IS BE			
GPIOIR, GPIOIR, GPIOIR, GPIOIR, GPIOIBE, GPIOIEV, GPIOIR, t	rt A base: rt B base: rt C base: A, type R/W, type R/W, off	0x4000.4 0x4000.5 0x4000.6 , offset 0x iffset 0x40 iffset 0x404 iffset 0x404 iffset 0x404	000 000 000, reset 0 00, reset 0x0 , reset 0x00 8, reset 0x0 C, reset 0x00 1, reset 0x00	)×0000.000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000								DIR DIR IS BE EV			
GPIOIR, GPIOIR, GPIOIR, GPIOIR, GPIOIR, GPIOIR, t GPIOIR, t	rt A base: rt B base: rt C base: A, type R/W, type R/W, off type R/W, off type R/W, of	0x4000.4 0x4000.5 0x4000.6 , offset 0x iffset 0x40 iffset 0x404 iffset 0x404 iffset 0x404	000 000 000, reset 0 00, reset 0x0 , reset 0x00 8, reset 0x0 C, reset 0x00 1, reset 0x00	)×0000.000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000								DIR DIR IS BE EV			
3PIO Po 3PIO Po 3PIO Po 3PIODAT 3PIOIR, 3PIOIR, ty 3PIOIEV, 3PIOIEV, 3PIOIEV,	rt A base: rt B base: rt C base: A, type R/W, type R/W, of type R/W, of type R/W, of type R/W, of	0x4000.4 0x4000.5 0x4000.6 offset 0x iffset 0x40 iffset 0x404 iffset 0x404 iffset 0x404 iffset 0x400 ifset 0x410	000 000, reset 0 00, reset 0x0 0, reset 0x00 18, reset 0x00 0, reset 0x00 18, reset 0x00 18, reset 0x00 19, reset 0x00 19, reset 0x00	Dx0000.000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000								 )IR IS IS BE EV EV ME			
3PIO Po 3PIO Po 3PIO Po 3PIODAT 3PIOIR, 3PIOIR, ty 3PIOIEV, 3PIOIEV, 3PIOIEV,	rt A base: rt B base: rt C base: A, type R/W, type R/W, off type R/W, off type R/W, of	0x4000.4 0x4000.5 0x4000.6 offset 0x iffset 0x40 iffset 0x404 iffset 0x404 iffset 0x404 iffset 0x400 ifset 0x410	000 000, reset 0 00, reset 0x0 0, reset 0x00 18, reset 0x00 0, reset 0x00 18, reset 0x00 18, reset 0x00 19, reset 0x00 19, reset 0x00	Dx0000.000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000								 )IR IS IS BE EV EV ME			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOICR,	type W1C,	offset 0x41	IC, reset 0	x0000.0000				1				1	1		
												c			
GPIOAFS	EL, type R/\	N, offset 0	x420, reset	-											
											AF	SEL			
GPIODR2	R, type R/W	, offset 0x	500, reset (	0x0000.00FI	F							1			
					-						DF	RV2			
GPIODR4	R, type R/W	, offset Ux	504, reset (	JX0000.0000	J			1				1			
												RV4			
CRIODRS	R, type R/W	offect Ox	508 rosot (		n							<b>V</b> 4			
GFIODRO	R, type R/W	, onset ux	JUO, TESEL C		5										
											DF	 RV8			
GPIOODF	R, type R/W,	offset 0x5	0C, reset 0	x0000.0000				1							
	,														
											0	DE			
GPIOPUR	, type R/W,	offset 0x51	10, reset 0x	0000.00FF				1							
											Р	UE			
GPIOPDR	l, type R/W,	offset 0x51	14, reset 0x	<0000.0000											
											P	DE			
GPIOSLR	, type R/W,	offset 0x51	18, reset 0x	0000.0000											
											S	RL			
GPIODEN	l, type R/W,	offset 0x51	1C, reset 0	x0000.00FF											
CRIOBari	phID4, type	BO offect			0000						D	EN			
GFIOFEII	piliD4, type	RO, Oliset	UXFDU, Ies		0000										
											P	  D4			
GPIOPeri	phID5, type	RO. offset	0xFD4. res	set 0x0000.0	0000			1							
	,	,													
											P	I ID5			
GPIOPeri	phID6, type	RO, offset	0xFD8, res	set 0x0000.	0000										
											P	ID6			
GPIOPeri	phID7, type	RO, offset	0xFDC, re	set 0x0000.	0000										
											P	D7			
GPIOPeri	phID0, type	RO, offset	0xFE0, res	set 0x0000.(	0061										
											P	D0			
GPIOPeri	phID1, type	RO, offset	0xFE4, res	set 0x0000.(	0000										
												D1			
CDICD- 1		DO (#	0.550 -		0049						P	D1			
GPIOPeri	phID2, type	RU, offset	UXFE8, res	set 0x0000.0	0018										
											D	D2			
											P	2			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOPerip	ohlD3, type	RO, offset	0xFEC, re	set 0x0000	.0001							1			
											PI	D3			
GPIOPCel	IID0, type F	RO, offset (	0xFF0, rese	et 0x0000.0	00D										
											CI	D0			
GPIOPCel	IID1, type F	RO, offset (	0xFF4, rese	et 0x0000.0	0F0										
											CI	D1			
GPIOPCel	IID2, type i	RO, offset (	JXFF8, rese	et 0x0000.0	005										
											C	D2			
GPIOPCel	IID3 type F	RO offset (	TYPEC res	et 0x0000.0	0B1						0	02			
	про, туре т	(0, 01361)	5,110,103												
											CI	D3			
General	I-Purpos	e Timer	s												
	ase: 0x40		3												
Timer1 ba	ase: 0x40	03.1000													
GPTMCFG	6, type R/W	, offset 0x(	000, reset 0	x0000.000	0				_						
														GPTMCFG	i
GPTMTAN	IR, type R/	W, offset 0	x004, reset	t 0x0000.00	00										
												TAAMS	TACMR	ТА	MR
GPTMTR	IR type R/	W offset 0	v008 reset	 t 0x0000.00	00								IACIMIN	14	
	iit, type it	, onset o	x000, 10301												
												TBAMS	TBCMR	ТВ	MR
GPTMCTL	, type R/W	, offset 0x0	IOC, reset 0	)x0000.000	0							1			
	TBPWML	TBOTE		TBE	VENT	TBSTALL	TBEN		TAPWML	TAOTE	RTCEN	TAE	/ENT	TASTALL	TAEN
GPTMIMR	, type R/W,	offset 0x0	18, reset 0	x0000.0000	)										
					CBEIM	CBMIM	TBTOIM					RTCIM	CAEIM	CAMIM	TATOIM
GPTMRIS,	type RO, o	offset 0x01	C, reset 0x	0000.0000					_						
					CBERIS	CBMRIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMMIS	, type RO,	offset 0x02	0, reset 0x	0000.0000											
					CBEMIS	CRAME	TRTOMIC					DTOMIC	CAEMIC	CAMPAIC	TATOMAS
GPTMICP	type W1C	offect 0v	24 resot 0	  x0000.000		CBMMIS	IDIUNIS					RTCMIS	CAEIVIIS	CAMMIS	TATUMIS
GF HVIICK	, type witc	, onset oxt	, reset u												
					CBECINT	CBMCINT	TBTOCINT					RTCCINT	CAECINT	CAMCINT	TATOCINT
GPTMTAIL	_R, type R/	W, offset 0	x028, reset	t 0x0000.FF		mode) and		F (32-bit	mode)				5. 2011	5	
		,			,		TAIL								
							TAII								
GPTMTBI	LR, type R/	W, offset 0	x02C, rese	t 0x0000.Fl	FFF										
							TBI	LRL							
GPTMTAN	IATCHR, ty	pe R/W, of	fset 0x030,	, reset 0x00	000.FFFF (1	l6-bit mode	) and 0xFFI	FF.FFFF (	32-bit mode)						
							TAM	IRH							
							TAN	/IRL							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPTMTB	MATCHR, ty	/pe R/W, o	ffset 0x034	, reset 0x00	000.FFFF			1							
							IB	MRL							
GPTMTA	PR, type R/\	N, offset 0	x038, reset	0x0000.00	00										
											ТАГ	 PSR			
CPTMTR	PR, type R/	N offect 0	x03C roso	 • 0×0000 00	00							- 51			
OF TIMTE		N, Oliset o	2000, 1030												
											TBI	I PSR			
GPTMTA	PMR, type F	R/W. offset	0x040. res	 et 0x0000.0	000							-			
											TAP	SMR			
GPTMTB	PMR, type F	R/W, offset	0x044, res	et 0x0000.0	0000										
											TBP	SMR			
GPTMTA	R, type RO,	offset 0x0	48, reset 0	0000.FFFF	(16-bit mo	de) and 0x	FFFF.FFFF	(32-bit mo	de)						
							TA	ARH							
							TA	ARL							
GPTMTB	R, type RO,	offset 0x0	4C, reset 0	x0000.FFFI	F										
							TE	3RL							
	dog Time														
	4000.0000														
WDTLOA	D, type R/W	/, offset 0x	000, reset (	DxFFFF.FFF	F										
								TLoad							
		) offered 0:	004				VVD	TLoad							
WDIVAL	UE, type RC	, onset of	too4, reset	VXFFFF.FF	FF		WD1	TValue							
								- Value							
WDTCTL	, type R/W,	offset 0x00	)8. reset 0x	0000.0000											
	, , ,														
														RESEN	INTEN
WDTICR,	type WO, o	ffset 0x00	C, reset -	1											
							WD	FIntClr							
							WD	FIntClr							
WDTRIS,	type RO, of	fset 0x010	), reset 0x0	000.0000											
															WDTRIS
WDTMIS,	type RO, o	ffset 0x014	4, reset 0x0	000.0000											
															WDTMIS
WDTTES	T, type R/W,	offset 0x4	118, reset 0	x0000.0000											
							CTALL								
WDTLOO	K time D/4	L offerst Co	C00 *****	0x0000.000	0		STALL								
WDILOC	K, type R/W	, onset ux	Sou, reset	0.000.000			.0/ש	TLock							
								TLOCK							
WDTPori	phID4, type	RO, offer	t 0xFD0 res	set Ox0000	0000		110								
		, 51136													
											PI	 D4			
WDTPeri	phID5, type	RO, offset	t 0xFD4, res	set 0x0000.	0000			1							
											PI	D5			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	17	0
			0xFD8, res												
											PI	D6			
VDTPerip	ohID7, type	RO, offset	0xFDC, res	set 0x0000.	.0000										
											PI	D7			
WDTPerip	ohID0, type	RO, offset	0xFE0, res	et 0x0000.	0005										
											PI	D0			
NDTPerip	ohID1, type	RO, offset	0xFE4, res	et 0x0000.	0018										
											DI	 D1			
WDTPorin	hID2 type	RO offect	0xFE8, res	et 0x0000	0018						FI				
ne n enp	, ( <b>)</b> []		0,100												
											PI	l D2			
WDTPerip	ohID3, type	RO, offset	0xFEC, res	set 0x0000.	.0001			1							
											PI	D3			
NDTPCell	IID0, type R	O, offset 0	)xFF0, rese	t 0x0000.00	00D										
											CI	D0			
NDTPCell	IID1, type R	O, offset 0	)xFF4, rese	t 0x0000.00	0F0										
								-							
		O offerst (		L 0	005						CI	D1			
WDTPCell	IID2, type R	to, onset t	)xFF8, rese		005										
											C	D2			
WDTPCell	IID3, type R	O, offset 0	)xFFC, rese	i et 0x0000.0	0B1			1							
											CI	D3			
Univers	al Asyn	chronou	us Receiv	vers/Tra	nsmitter	s (UAR	Ts)								
	ase: 0x40					·									
UARTDR,	type R/W, o	offset 0x00	0, reset 0x	0000.0000											
				OE	BE	PE	FE				DA	ATA			
UARTRSR	R/UARTECF	R, type RO,	, offset 0x0	04, reset 0:	x0000.0000										
												05			
			offeret 0x0		w0000 0000							OE	BE	PE	FE
JARIKOR	VUARTECF	t, type wo	, offset 0x0	04, reset u	20000.0000	,									
											Dź	 ATA			
UARTFR.	type RO, o	ffset 0x018	3, reset 0x0	000.0090				1							
- ,															
								TXFE	RXFF	TXFF	RXFE	BUSY			
JARTIBRI	D, type R/W	l, offset 0x	024, reset (	0x0000.000	0				1						
							DIV	/ /INT							
JARTFBR	RD, type R/	N, offset 0	x028, reset	0x0000.00	00										
												DIVE	RAC		
JARTLCR	RH, type R/N	N, offset 0	x02C, reset	0x0000.00	00										
								SPS	WI	_EN	FEN	STP2	EPS	PEN	BRK


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARTCTL	, type R/W,	offset 0x0	30, reset 0)	k0000.0300	)										
						RXE	TXE	LBE							UARTEN
UARTIFLS	S, type R/W	offset 0x0	034, reset 0	x0000.001	2										
											RXIFLSEL			TXIFLSE	-
UARTIM, 1	type R/W, o	ffset 0x038	8, reset 0x0	000.0000											
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
	, type RO, o	ffset 0x03	C. reset 0x1	00000000	OEIW	DEIW				TAIM	TOXIM				
UAININO,	, type ito, o	11361 0700	0, 10301 0.												
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTMIS	, type RO, c	offset 0x04	0, reset 0x(	0000.0000				1							_
					OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
UARTICR	, type W1C,	offset 0x0	044, reset 0	x0000.000	D										
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
UARTPeri	phID4, type	RO, offse	t 0xFD0, re	set 0x0000	0.0000										
											PI	D4			
UARTPeri	phID5, type	RO, offse	et 0xFD4, re	set 0x0000	0.0000										
												D5			
IIAPTPori	phID6, type	PO offer			0000						FI	05			
UARTEEN	pinoo, type	RO, Ulise	t oxi bo, ie												
											PI	 D6			
UARTPeri	phID7, type	RO, offse	t 0xFDC, re	set 0x000	0.0000			1							
											PI	D7			
UARTPeri	phID0, type	RO, offse	t 0xFE0, re	set 0x0000	0.0011										
											PI	D0			
UARTPeri	phID1, type	RO, offse	t 0xFE4, re	set 0x0000	0.0000		-	-							
											PI	D1			
UARTPeri	phID2, type	RO, offse	et 0xFE8, re	set 0x0000	0.0018			1							
	nhID2 turn	PO offer		ent 0×000	0.0001						PI	D2			
UARTPeri	phID3, type	RO, ONSE	I UXFEC, FE	Sel UXUUU	0.0001										
											PI	 D3			
UARTPCe	ellID0, type I	RO, offset	0xFF0, res	et 0x0000.	000D			1				-			
	., ., .	.,	-,		-										
											CI	D0			
UARTPCe	IIID1, type	RO, offset	0xFF4, res	et 0x0000.	00F0	1									
											CI	D1			
UARTPCe	IIID2, type	RO, offset	0xFF8, res	et 0x0000.	0005								_		
											CI	D2			

				07		05						1 40	10	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18 2	17 1	16 0
	IIID3, type I					9	0	,	0	5	4	3	2	1	0
UARTPCE	ilibo, type i	KO, Olisei	UXFFC, Ies												
											C	ID3			
O											0	100			
	onous S e: 0x4000		errace (S	551)											
			we act 0w0	000 0000											
SSICKU, IS	ype R/W, of	iset uxuuu	, reset uxu												
			S	 CR				SPH	SPO	F	RF		D	SS	
SSICR1 to	ype R/W, of	feat 0x004							010					50	
00101(1, 1)	ype 10 <b>11</b> , 01	1361 07004	, 16361 070									1			
												SOD	MS	SSE	LBM
SSIDR tvr	pe R/W, offs	ot 0x008	reset 0x00	00 0000								000	Wie	OOL	LDIII
501D1(, typ	56 14 14, 0112		16361 0700												
								 ATA							
SSISR tvr	be RO, offs	et 0x00C	reset 0x000	0 0003											
	, 6113														
											BSY	RFF	RNE	TNF	TFE
SSICPSR.	type R/W, o	offset 0x0 <sup>-</sup>	10, reset 0x	0000.0000								1			_
	, , .		,												
											CPS	I DVSR			
SSIIM, typ	e R/W, offs	et 0x014, i	reset 0x000	0.0000											
,		,													
												TXIM	RXIM	RTIM	RORIM
SSIRIS, ty	pe RO, offs	et 0x018,	reset 0x000	0.0008								1			
												TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, ty	pe RO, offs	et 0x01C,	reset 0x00	00.0000								1			
	-														
												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR, ty	pe W1C, of	fset 0x020	), reset 0x0	000.0000				1							
														RTIC	RORIC
SSIPeriph	ID4, type R	O, offset (	xFD0, rese	t 0x0000.00	000										
											P	ID4			
SSIPeriph	ID5, type R	O, offset (	xFD4, rese	t 0x0000.00	000										
											Р	ID5			
SSIPeriph	ID6, type R	O, offset 0	xFD8, rese	t 0x0000.00	000										
											Р	ID6			
SSIPeriph	ID7, type R	O, offset (	xFDC, rese	et 0x0000.0	000										
											P	ID7			
SSIPeriph	ID0, type R	O, offset (	xFE0, rese	t 0x0000.00	)22										
											P	ID0			
SSIPeriph	ID1, type R	O, offset (	xFE4, rese	t 0x0000.00	000										
											Р	ID1			
SSIPeriph	ID2, type R	O, offset (	xFE8, rese	t 0x0000.00	018										
											Р	ID2			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	nID3, type R							1		-		-			-
	., .,	-,	,												
											PI	D3			
SSIPCellI	D0, type RC	, offset 0x	FF0, reset	 0x0000.000	D			I							
		,	.,												
											CI	D0			
SSIPCellI	D1, type RC	, offset 0x	FF4, reset	0x0000.00F	:0			1							
											CI	D1			
SSIPCellI	D2, type RC	, offset 0x	FF8, reset	0x0000.000	5			1							
											CI	D2			
SSIPCellI	D3, type RC	, offset 0x	FFC, reset	0x0000.00E	31										
											CI	D3			
Analog	Compar	ators						1							
	4003.C000														
ACMIS, ty	/pe R/W1C,	offset 0x0	0, reset 0x(	0000.0000											
-															
														IN1	IN0
ACRIS, ty	pe RO, offs	et 0x04, re	set 0x0000	.0000											
														IN1	IN0
ACINTEN,	, type R/W,	offset 0x08	B, reset 0x0	0000.0000								1			
														IN1	IN0
ACREFCT	L, type R/V	, offset 0x	10, reset 0	x0000.0000	)							1			
						EN	RNG						VF	REF	
ACSTATO,	, type RO, c	ffset 0x20	, reset 0x00	000.0000											
														OVAL	
ACSTAT1,	, type RO, c	offset 0x40	, reset 0x00	000.0000											
														OVAL	
ACCTL0, 1	type RO, of	fset 0x24,	reset 0x00	00.000											
					AS	RCP					ISLVAL	IS	EN	CINV	
ACCTL1, 1	type RO, of	fset 0x44,	reset 0x00	00.000											
					AS	RCP					ISLVAL	IS	EN	CINV	

# **C** Ordering and Contact Information

# C.1 Ordering Information



#### Table C-1. Part Ordering Information

Orderable Part Number	Description
LM3S101-IRN20	Stellaris <sup>®</sup> LM3S101 Microcontroller
LM3S101-IRN20(T)	Stellaris <sup>®</sup> LM3S101 Microcontroller

# C.2 Kits

The Luminary Micro Stellaris<sup>®</sup> Family provides the hardware and software tools that engineers need to begin development quickly.

 Reference Design Kits accelerate product development by providing ready-to-run hardware, and comprehensive documentation including hardware design files:

http://www.luminarymicro.com/products/reference\_design\_kits/

 Evaluation Kits provide a low-cost and effective means of evaluating Stellaris<sup>®</sup> microcontrollers before purchase:

http://www.luminarymicro.com/products/evaluation\_kits/

 Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:

http://www.luminarymicro.com/products/boards.html

See the Luminary Micro website for the latest tools available or ask your Luminary Micro distributor.

# C.3 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the

Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

# C.4 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3