December 14, 2007



# DS10BR254 1.5 Gbps 1:4 LVDS Repeater

## **General Description**

The DS10BR254 is a 1.5 Gbps 1:4 LVDS repeater optimized for high-speed signal routing and distribution over FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity.

The device has two different LVDS input channels and a select pin determines which input is active. A loss-of-signal  $(\overline{LOS})$  circuit monitors both input channels and a unique  $\overline{LOS}$  pin is asserted when no signal is detected at that input. Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a  $100\Omega$  resistor to lower device return losses, reduce component count and further minimize board space.


#### **Features**

- DC 1.5 Gbps low jitter, low skew, low power operation
- Wide Input Common Mode Voltage Range allows for DCcoupled interface to LVDS, CML and LVPECL drivers
- Redundant inputs
- LOS circuitry detects open inputs fault condition
- Integrated  $100\Omega$  input and output terminations
- 8 kV ESD on LVDS I/O pins protects adjoining components
- Small 6 mm x 6 mm LLP-40 space saving package

## **Applications**

- Clock distribution
- Clock and data buffering and muxing
- OC-12 / STM-4
- SD/HD SDI Routers

## **Typical Application**




30007803


# **Ordering Code**

NSID	Function
DS10BR254TSQ	1:4 Repeater

# **Block Diagram**



# **Connection Diagram**



DS10BR254 Pin Diagram

30007802

# **Pin Descriptions**

Pin Name	Pin	I/O, Type	Pin Description
	Number	' '	·
IN1+, IN1-,	4, 5,	I, LVDS	Inverting and non-inverting high speed LVDS input pins.
IN2+, IN2-,	6, 7,		
OUT0+, OUT0-,	29, 28,	O, LVDS	Inverting and non-inverting high speed LVDS output pins.
OUT1+, OUT1-,	27, 26,		
OUT2+, OUT2-,	24, 23,		
OUT3+, OUT3-	22, 21		
SEL_in	14	I, LVCMOS	This pin selects which LVDS input is active.
LOS1,	37,	O, LVCMOS	Loss Of Signal output pins, TOSn report when an open input fault
LOS2	36		condition is detected at the input, INn. These are open drain
			outputs. External pull up resistors are required.
PWDN0,	35,	I, LVCMOS	Channel output power down pin. When the PWDNn is set to L, the
PWDN1,	34		channel output OUTn is in the power down mode.
PWDN2,	33,		
PWDN3	32		
PWDN	38	I, LVCMOS	Device power down pin. When the PWDN is set to L, the device
			is in the power down mode.
VDD	3, 8,	Power	Power supply pins.
	15,25, 30		
GND	16, DAP	Power	Ground pin and a pad (DAP - die attach pad).
NC	1, 2	NC	NO CONNECT pins. May be left floating.
	9, 10,		
	11, 12,		
	13, 17,		
	18, 19,		
	20, 31,		
	39, 40		

## **Absolute Maximum Ratings** (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage -0.3V to +4VLVCMOS Input Voltage -0.3V to  $(V_{CC} + 0.3V)$ LVCMOS Output Voltage -0.3V to  $(V_{CC} + 0.3V)$ -0.3V to +4V LVDS Input Voltage LVDS Differential Input Voltage 0.0V to +1V LVDS Output Voltage -0.3V to  $(V_{CC} + 0.3V)$ LVDS Differential Output Voltage 0.0V to +1V LVDS Output Short Circuit Current 5 ms Duration Junction Temperature +150°C Storage Temperature Range -65°C to +150°C Lead Temperature Range

Recommended Operating Conditions

Min Typ

Note 1: Human Body Model, applicable std. JESD22-A114C

Note 3: Field Induced Charge Device Model, applicable std.

Note 2: Machine Model, applicable std. JESD22-A115-A

Package Thermal Resistance

 $\theta_{JA}$ 

 $\theta_{IC}$ 

ESD Susceptibility HBM (Note 1)

MM (Note 2)

CDM (Note 3)

JESD22-C101-C

Max Units Supply Voltage (V<sub>CC</sub>) 3.3 3.6 3.0 V Receiver Differential Input ٧ 0 1 Voltage (V<sub>ID</sub>) Operating Free Air -40 +25 +85 °C Temperature  $(T_{\Lambda})$ 

+26.9°C/W

+3.8°C/W

≥8 kV

≥250V

≥1250V

Soldering (4 sec.) +260°C

Maximum Package Power Dissipation at 25°C

SQA Package 4.65W

Derate SQA Package 37.2 mW/°C above +25°C

#### **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 5, 6, 7)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVCMOS DC SPECIFICATIONS						
V <sub>IH</sub>	High Level Input Voltage		2.0		$V_{DD}$	V
V <sub>IL</sub>	Low Level Input Voltage		GND		0.8	V
I <sub>IH</sub>	High Level Input Current	$V_{IN} = 3.6V$ $V_{CC} = 3.6V$		0	±10	μA
I <sub>IL</sub>	Low Level Input Current	$V_{IN} = GND$ $V_{CC} = 3.6V$		0	±10	μА
V <sub>CL</sub>	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}, V_{CC} = 0V$		-0.9	-1.5	V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 4 mA		0.26	0.4	V
LVDS INPUT DC SPECIFICATIONS						
V <sub>ID</sub>	Input Differential Voltage		0		1	V
V <sub>TH</sub>	Differential Input High Threshold	$V_{CM} = +0.05V \text{ or } V_{CC}-0.05V$		0	+100	mV
V <sub>TL</sub>	Differential Input Low Threshold		-100	0		mV
V <sub>CMR</sub>	Common Mode Voltage Range	V <sub>ID</sub> = 100 mV	0.05		V <sub>CC</sub> - 0.05	V
I <sub>IN</sub>	Input Current	$V_{IN}$ = +3.6V or 0V $V_{CC}$ = 3.6V or 0V		±1	±10	μA
C <sub>IN</sub>	Input Capacitance	Any LVDS Input Pin to GND		1.7		pF
R <sub>IN</sub>	Input Termination Resistor	Between IN+ and IN-		100		Ω

	_							
Symbol	Parameter	Conditions	Min	Тур	Max	Units		
LVDS O	LVDS OUTPUT DC SPECIFICATIONS							
V <sub>OD</sub>	Differential Output Voltage		250	350	450	mV		
ΔV <sub>OD</sub>	Change in Magnitude of V <sub>OD</sub> for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV		
V <sub>OS</sub>	Offset Voltage		1.05	1.2	1.375	V		
ΔV <sub>OS</sub>	Change in Magnitude of V <sub>OS</sub> for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV		
I <sub>os</sub>	Output Short Circuit Current (Note 8)	OUT to GND		-35	-55	mA		
		OUT to V <sub>CC</sub>		7	55	mA		
C <sub>OUT</sub>	Output Capacitance	Any LVDS Output Pin to GND		1.2		pF		
R <sub>OUT</sub>	Output Termination Resistor	Between OUT+ and OUT-		100		Ω		
SUPPLY CURRENT								
I <sub>cc</sub>	Supply Current	PWDN = H		113	135	mA		
I <sub>CCZ</sub>	Power Down Supply Current	PWDN = L		50	60	mA		

Note 4: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions.

**Note 5:** The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

**Note 6:** Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except  $V_{OD}$  and  $\Delta V_{OD}$ .

Note 7: Typical values represent most likely parametric norms for  $V_{CC} = +3.3V$  and  $T_A = +25^{\circ}C$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 8: Output short circuit current (I<sub>OS</sub>) is specified as magnitude only, minus sign indicates direction only.

#### **AC Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
LVDS OUTPU	T AC SPECIFICATIONS			*			•
t <sub>PLHD</sub>	Differential Propagation Delay Low to High (Note 11)				440	650	ps
t <sub>PHLD</sub>	Differential Propagation Delay High to Low (Note 11)				400	650	ps
t <sub>SKD1</sub>	Pulse Skew It <sub>PLHD</sub> – t <sub>PHLD</sub> I (Notes 11, 12)				40	100	ps
t <sub>SKD2</sub>	Channel to Channel Skew (Notes 11, 13)				40	125	ps
t <sub>SKD3</sub>	Part to Part Skew (Notes 11, 14)				50	200	ps
t <sub>LHT</sub>	Rise Time (Note 11)	D 4000			150	300	ps
t <sub>HLT</sub>	Fall Time (Note 11)	$R_L = 100\Omega$			150	300	ps
t <sub>ON</sub>	Any PWDN to Output Active Time				8	20	μs
t <sub>OFF</sub>	Any PWDN to Output Inactive Time				5	12	ns
t <sub>SEL</sub>	Select Time				5	12	ns
JITTER PERF	ORMANCE (Note 11)						
t <sub>RJ1</sub>		$V_{ID} = 350 \text{ mV}$	135 MHz		0.5	1	ps
t <sub>RJ2</sub>	Random Jitter (RMS Value)	$V_{CM} = 1.2V$	311 MHz		0.5	1	ps
t <sub>RJ3</sub>	(Note 15)	Clock (RZ)	503 MHz		0.5	1	ps
t <sub>RJ4</sub>	(**************************************		750 MHz		0.5	1	ps
t <sub>DJ1</sub>		$V_{ID} = 350 \text{ mV}$	270 Mbps		6	22	ps
t <sub>DJ2</sub>	Deterministic Jitter (Peak to Peak Value)	$V_{CM} = 1.2V$	622 Mbps		6	21	ps
t <sub>DJ3</sub>	(Note 16)	K28.5 (NRZ)	1.0625 Gbps		9	18	ps
t <sub>DJ4</sub>	(1313 13)		1.5 Gbps		9	17	ps
t <sub>TJ1</sub>		V <sub>ID</sub> = 350 mV	270 Mbps		0.01	0.03	UI <sub>P-P</sub>
t <sub>TJ2</sub>	Total Jitter	V <sub>CM</sub> = 1.2V	622 Mbps		0.01	0.03	UI <sub>P-P</sub>
t <sub>TJ3</sub>	(Note 17)	PRBS-23 (NRZ)	1.0625 Gbps		0.01	0.04	UI <sub>P-P</sub>
t <sub>TJ4</sub>			1.5 Gbps		0.01	0.06	UI <sub>P-P</sub>

Note 9: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 10: Typical values represent most likely parametric norms for  $V_{CC} = +3.3V$  and  $T_A = +25^{\circ}C$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 11: Specification is guaranteed by characterization and is not tested in production.

Note 12: t<sub>SKD1</sub>, lt<sub>PLHD</sub> – t<sub>PHLD</sub>I, Pulse Skew, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

Note 13:  $t_{SKD2}$ , Channel to Channel Skew, is the difference in propagation delay ( $t_{PLHD}$  or  $t_{PHLD}$ ) among all output channels in Broadcast mode (any one input to all outputs).

Note 14:  $t_{SKD3}$ , Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to devices at the same  $V_{CC}$  and within 5°C of each other within the operating temperature range.

Note 15: Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.

Note 16: Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.

Note 17: Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.

## **DC Test Circuits**





FIGURE 1. Differential Driver DC Test Circuit

# **AC Test Circuits and Timing Diagrams**



**FIGURE 2. Differential Driver AC Test Circuit** 





FIGURE 3. Propagation Delay Timing Diagram



**FIGURE 4. LVDS Output Transition Times** 

Functional Description
The DS10BR254 is a 1.5 Gbps 1:4 LVDS repeater optimized for high-speed signal routing and distribution over lossy FR-4 printed circuit board backplanes and balanced cables.


**TABLE 1. Input Select Truth Table** 

CONTROL Pin (SEL_in) State	Input Selected
0	IN1
1	IN2

# **Input Interfacing**


The DS10BR254 accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS10BR254 can be DC-coupled with all common differential

drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS10BR254 inputs are internally terminated with a  $100\Omega$  resistor.




Typical LVDS Driver DC-Coupled Interface to an DS10BR254 Input

#### CML3.3V or CML2.5V



Typical CML Driver DC-Coupled Interface to an DS10BR254 Input




Typical LVPECL Driver DC-Coupled Interface to an DS10BR254 Input

9

# **Output Interfacing**


The DS10BR254 outputs signals compliant to the LVDS standard. Its outputs can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers and

assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.




Typical DS10BR254 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver


## **Typical Performance**




A 1.5 Gbps NRZ PRBS-7 After 2"
Differential FR-4 Stripline
V:100 mV / DIV, H:100 ps / DIV




A 1.06 Gbps NRZ PRBS-7 After 2" Differential FR-4 Stripline V:100 mV / DIV, H:200 ps / DIV



A 622 Mbps NRZ PRBS-7 After 2"
Differential FR-4 Stripline
V:100 mV / DIV, H:200 ps / DIV




A 270 Mbps NRZ PRBS-7 After 2" Differential FR-4 Stripline V:100 mV / DIV, H:500 ps / DIV



Supply Current as a Function of a Number of Outputs Used

# Physical Dimensions inches (millimeters) unless otherwise noted



Order Number DS10BR254TSQ
NS Package Number SQA40A
(See AN-1187 for PCB Design and Assembly Recommendations)

## **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560