

SPECIFICATIONS

ELECTRICAL

At T_{A} = +25°C, V_{S} = $\pm 15 \text{V},~\text{R}_{\text{L}}$ = 2k\Omega, unless otherwise noted.

		INA114BP, BU						
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT Offset Voltage, RTI Initial vs Temperature vs Power Supply Long-Term Stability Impedance, Differential Common-Mode	$T_{A} = +25^{\circ}C$ $T_{A} = T_{MIN} \text{ to } T_{MAX}$ $V_{S} = \pm 2.25 \text{V to } \pm 18 \text{V}$		$\pm 10 + 20/G$ $\pm 0.1 + 0.5/G$ 0.5 + 2/G $\pm 0.2 + 0.5/G$ $10^{10} \parallel 6$ $10^{10} \parallel 6$	±50 + 100/G ±0.25 + 5/G 3 + 10/G		±25 + 30/G ±0.25 + 5/G * * *	±125 + 500/G ±1 + 10/G *	μV μV/°C μV/V μV/mo Ω pF Ω pF
Input Common-Mode Range Safe Input Voltage Common-Mode Rejection	$\label{eq:V_CM} \begin{split} V_{CM} = \pm 10V, \ \Delta R_S = 1 k \Omega \\ G = 1 \\ G = 10 \\ G = 100 \\ G = 1000 \end{split}$	±11 80 96 110 115	±13.5 96 115 120 120	±40	* 90 106 106	* 90 106 110 110	*	V V dB dB dB dB
BIAS CURRENT vs Temperature			±0.5 ±8	±2		* *	±5	nA pA/°C
OFFSET CURRENT vs Temperature			±0.5 ±8	±2		* *	±5	nA pA/°C
NOISE VOLTAGE, RTI f = 10Hz f = 100Hz f = 10Hz f = 1kHz $f_B = 0.1Hz$ to 10Hz Noise Current	G = 1000, R _S = 0Ω		15 11 11 0.4			* * * *		nV/√Hz nV/√Hz nV/√Hz μVp-p
f=10Hz f=1kHz f _B = 0.1Hz to 10Hz			0.4 0.2 18			* * *		pA/√Hz pA/√Hz pAp-p
GAIN Gain Equation Range of Gain Gain Error Gain vs Temperature 50kΩ Resistance ⁽¹⁾ Nonlinearity	G = 1 G = 100 G = 1000 G = 1 G = 1 G = 10 G = 100 G = 1000 G = 1000	1	$\begin{array}{c} 1 + (50 k \Omega/R_G) \\ \pm 0.01 \\ \pm 0.02 \\ \pm 0.05 \\ \pm 2. \\ \pm 25 \\ \pm 0.0001 \\ \pm 0.0005 \\ \pm 0.0005 \\ \pm 0.002 \end{array}$	$\begin{array}{c} 10000\\ \pm 0.05\\ \pm 0.4\\ \pm 0.5\\ \pm 1\\ \pm 10\\ \pm 0.001\\ \pm 0.002\\ \pm 0.002\\ \pm 0.01\end{array}$	*	* ****	* ±0.5 ±0.7 ±2 ±10 * ±0.002 ±0.004 ±0.004 ±0.004	V/V V/V % % ppm/°C ppm/°C % of FSR % of FSR % of FSR % of FSR
OUTPUT Voltage Load Capacitance Stability Short Circuit Current	$\begin{split} I_O &= 5 \text{mA}, \text{T}_{\text{MIN}} \text{ to } \text{T}_{\text{MAX}} \\ V_S &= \pm 11.4 \text{V}, \text{ R}_L = 2 \text{k} \Omega \\ V_S &= \pm 2.25 \text{V}, \text{ R}_L = 2 \text{k} \Omega \end{split}$	±13.5 ±10 ±1	±13.7 ±10.5 ±1.5 1000 +20/-15		* * *	* * * * *		V V PF mA
FREQUENCY RESPONSE Bandwidth, –3dB Slew Rate Settling Time, 0.01% Overload Recovery	$\begin{array}{c} G = 1 \\ G = 10 \\ G = 100 \\ G = 1000 \\ V_0 = \pm 10V, \ G = 10 \\ G = 1 \\ G = 10 \\ G = 100 \\ G = 1000 \\ 50\% \ \text{Overdrive} \end{array}$	0.3	1 100 10 1 0.6 18 20 120 1100 20		*	*****		MHz kHz kHz kHz μs μs μs μs μs μs
POWER SUPPLY Voltage Range Current	V _{IN} = 0V	±2.25	±15 ±2.2	±18 ±3	*	* *	* *	V mA
TEMPERATURE RANGE Specification Operating θ_{JA}		-40 -40	80	85 125	* *	*	* *	°C °C W/Q°


* Specification same as INA114BP/BU.

NOTE: (1) Temperature coefficient of the "50k Ω " term in the gain equation.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

NOTE: (1) Stresses above these ratings may cause permanent damage.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	TEMPERATURE RANGE
INA114AP	8-Pin Plastic DIP	006	-40°C to +85°C
INA114BP	8-Pin Plastic DIP	006	–40°C to +85°C
INA114AU	SOL-16 Surface-Mount	211	–40°C to +85°C
INA114BU	SOL-16 Surface-Mount	211	-40°C to +85°C


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.




3

TYPICAL PERFORMANCE CURVES

At T_{A} = +25°C, V_{S} = $\pm 15V,$ unless otherwise noted.





INPUT COMMON-MODE VOLTAGE RANGE vs OUTPUT VOLTAGE 15 Limited by A2 Limited by A1 Output Swing Output Swing 10 Common-Mode Voltage (V) Į V_{D/2} Ī 5 $V_{D/2}$ Ŧ 0 Ī +Vcm (Any Gain) Output A_a + Output 🗡 -5 Swing Limit Swing Limit imited by A2 Limited by Output Swing -10 Output Swing

0


Output Voltage (V)


5


10


15

POSITIVE POWER SUPPLY REJECTION vs FREQUENCY












-15 -15


-10

-5


TYPICAL PERFORMANCE CURVES (CONT)


At T_A = +25°C, V_S = \pm 15V, unless otherwise noted.






INPUT BIAS AND INPUT OFFSET CURRENT vs TEMPERATURE 2 Input Bias and Input Offset Current (nA) 1 ±l_B 0 l_{0S} -1 -2 -40 -15 10 35 60 85 Temperature (°C)













TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^{\circ}C$, $V_S = \pm 15V$, unless otherwise noted.











Power Dissipation (mW)









Output Voltage (V)


TYPICAL PERFORMANCE CURVES (CONT)

At T_{A} = +25°C, V_{S} = $\pm 15V,$ unless otherwise noted.







LARGE SIGNAL RESPONSE, G = 1000



SMALL SIGNAL RESPONSE, G = 1000



INPUT-REFERRED NOISE, 0.1 to 10Hz



APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA114. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of 5Ω in series with the Ref pin will cause a typical device to degrade to approximately 80dB CMR (G = 1).

SETTING THE GAIN

Gain of the INA114 is set by connecting a single external resistor, R_G :

$$G = 1 + \frac{50 \text{ k}\Omega}{R_{G}} \tag{1}$$

Commonly used gains and resistor values are shown in Figure 1.

The 50k Ω term in equation (1) comes from the sum of the two internal feedback resistors. These are on-chip metal film resistors which are laser trimmed to accurate absolute val-

ues. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA114.

The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. R_G 's contribution to gain accuracy and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance which will contribute additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

NOISE PERFORMANCE

The INA114 provides very low noise in most applications. For differential source impedances less than $1k\Omega$, the INA103 may provide lower noise. For source impedances greater than 50k Ω , the INA111 FET-input instrumentation amplifier may provide lower noise.

Low frequency noise of the INA114 is approximately 0.4μ Vp-p measured from 0.1 to 10Hz. This is approximately one-tenth the noise of "low noise" chopper-stabilized amplifiers.




FIGURE 1. Basic Connections.



OFFSET TRIMMING

The INA114 is laser trimmed for very low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed at the output. Low impedance must be maintained at this node to assure good common-mode rejection. This is achieved by buffering trim voltage with an op amp as shown.




FIGURE 2. Optional Trimming of Output Offset Voltage.

INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA114 is extremely high approximately $10^{10}\Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is typically less than ±1nA (it can be either polarity due to cancellation circuitry). High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current if the INA114 is to operate properly. Figure 3 shows various provisions for an input bias current path. Without a bias current return path, the inputs will float to a potential which exceeds the common-mode range of the INA114 and the input amplifiers will saturate. If the differential source resistance is low, bias current return path can be connected to one input (see thermocouple example in Figure 3). With higher source impedance, using two resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better common-mode rejection.

INPUT COMMON-MODE RANGE

The linear common-mode range of the input op amps of the INA114 is approximately $\pm 13.75V$ (or 1.25V from the power supplies). As the output voltage increases, however, the linear input range will be limited by the output voltage swing of the input amplifiers, A₁ and A₂. The common-mode range is related to the output voltage of the complete amplifier—see performance curve "Input Common-Mode Range vs Output Voltage."




FIGURE 3. Providing an Input Common-Mode Current Path.

A combination of common-mode and differential input signals can cause the output of A_1 or A_2 to saturate. Figure 4 shows the output voltage swing of A_1 and A_2 expressed in terms of a common-mode and differential input voltages. Output swing capability of these internal amplifiers is the same as the output amplifier, A_3 . For applications where input common-mode range must be maximized, limit the output voltage swing by connecting the INA114 in a lower gain (see performance curve "Input Common-Mode Voltage Range vs Output Voltage"). If necessary, add gain after the INA114 to increase the voltage swing.

Input-overload often produces an output voltage that appears normal. For example, an input voltage of +20V on one input and +40V on the other input will obviously exceed the linear common-mode range of both input amplifiers. Since both input amplifiers are saturated to nearly the same output voltage limit, the difference voltage measured by the output amplifier will be near zero. The output of the INA114 will be near 0V even though both inputs are overloaded.

INPUT PROTECTION

The inputs of the INA114 are individually protected for voltages up to ± 40 V. For example, a condition of -40V on one input and +40V on the other input will not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors would contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value (approximately 1.5mA). The typical performance curve "Input Bias Current vs Common-Mode Input Voltage" shows this input



current limit behavior. The inputs are protected even if no power supply voltage is present.

OUTPUT VOLTAGE SENSE (SOL-16 package only)

The surface-mount version of the INA114 has a separate output sense feedback connection (pin 12). Pin 12 must be connected to the output terminal (pin 11) for proper operation. (This connection is made internally on the DIP version of the INA114.)

The output sense connection can be used to sense the output voltage directly at the load for best accuracy. Figure 5 shows how to drive a load through series interconnection resistance. Remotely located feedback paths may cause instability. This can be generally be eliminated with a high frequency feedback path through C_1 . Heavy loads or long lines can be driven by connecting a buffer inside the feedback path (Figure 6).




FIGURE 4. Voltage Swing of A_1 and A_2 .




FIGURE 5. Remote Load and Ground Sensing.




FIGURE 6. Buffered Output for Heavy Loads.




FIGURE 7. Shield Driver Circuit.






FIGURE 8. RTD Temperature Measurement Circuit.




FIGURE 9. Thermocouple Amplifier With Cold Junction Compensation.




FIGURE 10. ECG Amplifier With Right-Leg Drive.




FIGURE 11. Bridge Transducer Amplifier.




FIGURE 13. Differential Voltage-to-Current Converter.




FIGURE 12. AC-Coupled Instrumentation Amplifier.



TEXAS INSTRUMENTS

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
INA114AP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
INA114APG4	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
INA114AU	ACTIVE	SOIC	DW	16	48	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
INA114AU/1K	ACTIVE	SOIC	DW	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
INA114AU/1KE4	ACTIVE	SOIC	DW	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
INA114AUE4	ACTIVE	SOIC	DW	16	48	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
INA114AUG4	ACTIVE	SOIC	DW	16	48	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
INA114BP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
INA114BPG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
INA114BU	ACTIVE	SOIC	DW	16	48	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
INA114BU/1K	ACTIVE	SOIC	DW	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
INA114BU/1KE4	ACTIVE	SOIC	DW	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
INA114BUE4	ACTIVE	SOIC	DW	16	48	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on



incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA114AU/1K	SOIC	DW	16	1000	330.0	16.4	10.85	10.8	2.7	12.0	16.0	Q1
INA114BU/1K	SOIC	DW	16	1000	330.0	16.4	10.85	10.8	2.7	12.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

11-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA114AU/1K	SOIC	DW	16	1000	346.0	346.0	33.0
INA114BU/1K	SOIC	DW	16	1000	346.0	346.0	33.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated