

# dsPIC33F Family Data Sheet

High-Performance, 16-bit Digital Signal Controllers

© 2006 Microchip Technology Inc.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# **QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV** — ISO/TS 16949:2002 —

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, Real ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and Zena are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2006, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Printed on recycled paper.

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# dsPIC33F

# High-Performance, 16-bit Digital Signal Controllers

# **Operating Range**

- DC 40 MIPS (40 MIPS @ 3.0-3.6V, -40°C to +85°C)
- Industrial temperature range (-40°C to +85°C)

# High-Performance DSC CPU

- Modified Harvard architecture
- C compiler optimized instruction set
- 16-bit wide data path
- 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 84 base instructions: mostly 1 word/1 cycle
- Sixteen 16-bit General Purpose Registers
- Two 40-bit accumulators:
- With rounding and saturation options
- Flexible and powerful addressing modes:
- Indirect, Modulo and Bit-Reversed
- Software stack
- 16 x 16 fractional/integer multiply operations
- 32/16 and 16/16 divide operations
- Single-cycle multiply and accumulate:
  - Accumulator write back for DSP operations
  - Dual data fetch
- Up to ±16-bit shifts for up to 40-bit data

# **Direct Memory Access (DMA)**

- 8-channel hardware DMA:
  - 6-channel hardware DMA in devices marked "PS"
- 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
  - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
  - 1 Kbyte DMA RAM in devices marked "PS"
- Most peripherals support DMA

# **Interrupt Controller**

- 5-cycle latency
- 118 interrupt vectors
- Up to 67 available interrupt sources:
- Up to 63 available interrupt sources in devices marked "PS"
- Up to 5 external interrupts
- 7 programmable priority levels
- 5 processor exceptions

#### Digital I/O

- Up to 85 programmable digital I/O pins
- · Wake-up/Interrupt-on-Change on up to 24 pins
- Output pins can drive from 3.0V to 3.6V
- All digital input pins are 5V tolerant
- 4 mA sink on all I/O pins

#### **On-Chip Flash and SRAM**

- Flash program memory, up to 256 Kbytes
- Data SRAM, up to 30 Kbytes (includes 2 Kbytes of DMA RAM):
  - Up to 33 Kbytes on devices marked "PS" (includes 1 Kbyte of DMA RAM)

#### System Management

- Flexible clock options:
  - External, crystal, resonator, internal RC
  - Fully integrated PLL
  - Extremely low jitter PLL
- Power-up Timer
- Oscillator Start-up Timer/Stabilizer
- Watchdog Timer with its own RC oscillator
- Fail-Safe Clock Monitor
- · Reset by multiple sources

#### **Power Management**

- On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep and Doze modes with fast wake-up

# Timers/Capture/Compare/PWM

- Timer/Counters, up to nine 16-bit timers:
  - Can pair up to make four 32-bit timers
  - 1 timer runs as Real-Time Clock with external 32.768 kHz oscillator
  - Programmable prescaler
- Input Capture (up to 8 channels):
  - Capture on up, down or both edges
  - 16-bit capture input functions
  - 4-deep FIFO on each capture
- Output Compare (up to 8 channels):
  - Single or Dual 16-Bit Compare mode
  - 16-bit Glitchless PWM mode

# **Communication Modules**

- 3-wire SPI (up to 2 modules):
  - Framing supports I/O interface to simple codecs
  - Supports 8-bit and 16-bit data
  - Supports all serial clock formats and sampling modes
- I<sup>2</sup>C<sup>™</sup> (up to 2 modules):
  - Full Multi-Master Slave mode support
  - 7-bit and 10-bit addressing
  - Bus collision detection and arbitration
  - Integrated signal conditioning
  - Slave address masking
- UART (up to 2 modules):
  - Interrupt on address bit detect
  - Interrupt on UART error
  - Wake-up on Start bit from Sleep mode
  - 4-character TX and RX FIFO buffers
  - LIN bus support
  - $\ensuremath{\text{IrDA}}^{\ensuremath{\mathbb{R}}}$  encoding and decoding in hardware
  - High-Speed Baud mode
- Hardware Flow Control with CTS and RTS
- Data Converter Interface (DCI) module:
  - Codec interface
  - Supports I<sup>2</sup>S and AC'97 protocols
  - Up to 16-bit data words, up to 16 words per frame
  - 4-word deep TX and RX buffers
- Enhanced CAN (ECAN<sup>™</sup> technology) 2.0B active (up to 2 modules):
  - Up to 8 transmit and up to 32 receive buffers
  - 16 receive filters and 3 masks
  - Loopback, Listen Only and Listen All Messages modes for diagnostics and bus monitoring
  - Wake-up on CAN message
  - Automatic processing of Remote Transmission Requests
  - FIFO mode using DMA
  - Not present in devices marked "PS"
- CAN 2.0B active (up to 2 modules) in devices marked "PS":
  - 3 transmit and 2 receive buffers
  - 6 receive filters and 2 masks
  - Loopback, Listen Only and Listen All Messages modes for diagnostics and bus monitoring
  - Wake-up on CAN message

# **Motor Control Peripherals**

- Motor Control PWM (up to 8 channels):
  - 4 duty cycle generators
  - Independent or Complementary mode
  - Programmable dead time and output polarity
  - Edge or center-aligned
  - · Manual output override control
  - Up to 2 Fault inputs
  - Trigger for ADC conversions
  - PWM frequency for 16-bit resolution
     (@ 40 MIPS) = 1220 Hz for Edge-Aligned mode, 610 Hz for Center-Aligned mode
  - PWM frequency for 11-bit resolution
     (@ 40 MIPS) = 39.1 kHz for Edge-Aligned mode, 19.55 kHz for Center-Aligned mode
- Quadrature Encoder Interface module:
  - Phase A, Phase B and index pulse input
  - 16-bit up/down position counter
  - Count direction status
  - Position Measurement (x2 and x4) mode
  - Programmable digital noise filters on inputs
  - Alternate 16-bit Timer/Counter mode
  - Interrupt on position counter rollover/underflow

# **Analog-to-Digital Converters**

- Up to two ADC modules in a device
- 10-bit, 2.2 Msps or 12-bit, 1 Msps conversion:
  - 2, 4 or 8 simultaneous samples
  - Up to 32 input channels with auto-scanning
  - Conversion start can be manual or synchronized with 1 of 4 trigger sources
  - Conversion possible in Sleep mode
  - ±1 LSB max integral nonlinearity
  - ±1 LSB max differential nonlinearity

# **CMOS Flash Technology**

- Low-power, high-speed Flash technology
- Fully static design
- 3.3V (±10%) operating voltage
- Industrial temperature
- Low-power consumption

#### Packaging:

- 100-pin TQFP (14x14x1 mm and 12x12x1 mm):
  - Only 14x14x1 mm for devices marked "PS"
- 80-pin TQFP (12x12x1 mm)
- 64-pin TQFP (10x10x1 mm)

**Note:** See the device variant tables for exact peripheral features per device.

# dsPIC33F PRODUCT FAMILIES

Note: Prototype samples are intended for dsPIC33F early adopters and are based on early revision silicon. Devices are marked with a "PS" suffix. Major differences are noted in this data sheet. For additional information, please contact your Microchip salesperson.

There are two device subfamilies within the dsPIC33F family of devices. They are the General Purpose Family and the Motor Control Family.

The General Purpose Family is ideal for a wide variety of 16-bit MCU embedded applications. The variants with codec interfaces are well-suited for speech and audio processing applications. The Motor Control Family supports a variety of motor control applications, such as brushless DC motors, single and 3-phase induction motors and switched reluctance motors. These products are also well-suited for Uninterrupted Power Supply (UPS), inverters, Switched mode power supplies, power factor correction and also for controlling the power management module in servers, telecommunication equipment and other industrial equipment.

The device names, pin counts, memory sizes and peripheral availability of each family are listed below, followed by their pinout diagrams.


usi icosi delle			<u> </u>											
Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) <sup>(1)</sup>	16-bit Timer	Input Capture	Output Compare Std. PWM	Codec Interface	ADC	UART	IdS	I²C™	Enhanced CAN	I/O Pins (Max) <sup>(2)</sup>	Packages
dsPIC33FJ64GP206	64	64	8	9	8	8	1	1 ADC, 18 ch	2	2	1	0	53	PT
dsPIC33FJ64GP306	64	64	16	9	8	8	1	1 ADC, 18 ch	2	2	2	0	53	PT
dsPIC33FJ64GP310	100	64	16	9	8	8	1	1 ADC, 32 ch	2	2	2	0	85	PF, PT
dsPIC33FJ64GP706	64	64	16	9	8	8	1	2 ADC, 18 ch	2	2	2	2	53	PT
dsPIC33FJ64GP708	80	64	16	9	8	8	1	2 ADC, 24 ch	2	2	2	2	69	PT
dsPIC33FJ64GP710	100	64	16	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT
dsPIC33FJ128GP206	64	128	8	9	8	8	1	1 ADC, 18 ch	2	2	1	0	53	PT
dsPIC33FJ128GP306	64	128	16	9	8	8	1	1 ADC, 18 ch	2	2	2	0	53	PT
dsPIC33FJ128GP310	100	128	16	9	8	8	1	1 ADC, 32 ch	2	2	2	0	85	PF, PT
dsPIC33FJ128GP706	64	128	16	9	8	8	1	2 ADC, 18 ch	2	2	2	2	53	PT
dsPIC33FJ128GP708	80	128	16	9	8	8	1	2 ADC, 24 ch	2	2	2	2	69	PT
dsPIC33FJ128GP710	100	128	16	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT
dsPIC33FJ256GP506	64	256	16	9	8	8	1	1 ADC, 18 ch	2	2	2	1	53	PT
dsPIC33FJ256GP510	100	256	16	9	8	8	1	1 ADC, 32 ch	2	2	2	1	85	PF, PT
dsPIC33FJ256GP710	100	256	30	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT


#### dsPIC33F General Purpose Family Variants


Note 1: RAM size is inclusive of 2 Kbytes DMA RAM.


2: Maximum I/O pin count includes pins shared by the peripheral functions.


# **Pin Diagrams**





















# dsPIC33F General Purpose Family Variants (Devices Marked "PS")


Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) <sup>(1)</sup>	Timer 16-bit	Input Capture	Output Compare Std. PWM	Codec Interface	ADC	UART	SPI	I²C™	CAN	I/O Pins (Max) <sup>(2)</sup>	Packages
dsPIC33FJ128GP706PS	64	128	17	9	8	8	1	2 ADC, 18 ch	2	2	2	2	53	PT
dsPIC33FJ128GP708PS	80	128	17	9	8	8	1	2 ADC, 24 ch	2	2	2	2	69	PT
dsPIC33FJ256GP710PS	100	256	33	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF


Note 1: RAM size is inclusive of 1 Kbyte DMA RAM.

2: Maximum I/O pin count includes pins shared by the peripheral functions.

#### **Pin Diagrams**








# dsPIC33F Motor Control Family Variants


Device	Pins	Progra m Flash Memory (Kbyte)	RAM (Kbyte) <sup>(1)</sup>	Timer 16-bit	Input Capture	Output Compare Std. PWM	Motor Control PWM	Quadrature Encoder Interface	Codec Interface	ADC	UART	SPI	I²C™	Enhanced CAN	I/O Pins (Max) <sup>(2)</sup>	Packages
dsPIC33FJ64MC506	64	64	8	9	8	8	8 ch	1	0	1 ADC, 16 ch	2	2	2	1	53	PT
dsPIC33FJ64MC508	80	64	8	9	8	8	8 ch	1	0	1 ADC, 18 ch	2	2	2	1	69	PT
dsPIC33FJ64MC510	100	64	8	9	8	8	8 ch	1	0	1 ADC, 24 ch	2	2	2	1	85	PF, PT
dsPIC33FJ64MC706	64	64	16	9	8	8	8 ch	1	0	2 ADC, 16 ch	2	2	2	1	53	PT
dsPIC33FJ64MC710	100	64	16	9	8	8	8 ch	1	0	2 ADC, 24 ch	2	2	2	2	85	PF, PT
dsPIC33FJ128MC506	64	128	8	9	8	8	8 ch	1	0	1 ADC, 16 ch	2	2	2	1	53	PT
dsPIC33FJ128MC510	100	128	8	9	8	8	8 ch	1	0	1 ADC, 24 ch	2	2	2	1	85	PF, PT
dsPIC33FJ128MC706	64	128	16	9	8	8	8 ch	1	0	2 ADC, 16 ch	2	2	2	1	53	PT
dsPIC33FJ128MC708	80	128	16	9	8	8	8 ch	1	0	2 ADC, 18 ch	2	2	2	2	69	PT
dsPIC33FJ128MC710	100	128	16	9	8	8	8 ch	1	0	2 ADC, 24 ch	2	2	2	2	85	PF, PT
dsPIC33FJ256MC510	100	256	16	9	8	8	8 ch	1	0	1 ADC, 24 ch	2	2	2	1	85	PF, PT
dsPIC33FJ256MC710	100	256	30	9	8	8	8 ch	1	0	2 ADC, 24 ch	2	2	2	2	85	PF, PT


Note 1: RAM size is inclusive of 2 Kbytes DMA RAM.


2: Maximum I/O pin count includes pins shared by the peripheral functions.


# **Pin Diagrams**



















Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) <sup>(1)</sup>	Timer 16-bit	Input Capture	Output Compare Std. PWM	Motor Control PWM	Quadrature Encoder Interface	Codec Interface	ADC	UART	SPI	I²C™	CAN	I/O Pins (Max) <sup>(2)</sup>	Packages
dsPIC33FJ128MC706PS	64	128	17	9	8	8	8 ch	1	0	2 ADC, 16 ch	2	2	2	1	53	PT
dsPIC33FJ128MC708PS	80	128	17	9	8	8	8 ch	1	0	2 ADC, 18 ch	2	2	2	1	69	PT
dsPIC33FJ256MC710PS	100	256	33	9	8	8	8 ch	1	0	2 ADC, 24 ch	2	2	2	2	85	PF


Note 1: RAM size is inclusive of 1 Kbyte DMA RAM.

2: Maximum I/O pin count includes pins shared by the peripheral functions.

# **Pin Diagrams**







# **Table of Contents**

1.0	Device Overview	
2.0	CPU	33
3.0	Memory Organization	45
4.0	Resets	
5.0	Flash Program Memory	
6.0	Interrupt Controller	
7.0	Direct Memory Access (DMA)	161
8.0	Oscillator Configuration	177
9.0	Power-Saving Features	185
10.0	I/O Ports	187
11.0	Timer1	189
12.0	Timer2/3, Timer4/5, Timer6/7 and Timer8/9	191
13.0	Input Capture	197
14.0	Output Compare	199
15.0	Motor Control PWM Module	203
16.0	Quadrature Encoder Interface (QEI) Module	225
17.0	Serial Peripheral Interface (SPI)	229
18.0	Inter-Integrated Circuit (I <sup>2</sup> C)	237
19.0	Universal Asynchronous Receiver Transmitter (UART)	
20.0	Enhanced CAN Module	
21.0	CAN Module	285
22.0	Data Converter Interface (DCI) Module	
23.0	10-bit/12-bit Analog-to-Digital Converter (ADC)	325
24.0	Special Features	
25.0	Instruction Set Summary	
26.0	Development Support	355
27.0	Electrical Characteristics	359
28.0	Packaging Information	401
Appe	endix A: Differences Between "PS" (Prototype Sample) Devices and Final Production Devices	407
	endix B: Revision History	
The I	Microchip Web Site	417
	omer Change Notification Service	
	omer Support	
	ler Response	
	uct Identification System	

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# 1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

This document contains device specific information for the following devices:

- dsPIC33FJ64GP206
- dsPIC33FJ64GP306
- dsPIC33FJ64GP310
- dsPIC33FJ64GP706
- dsPIC33FJ64GP708
- dsPIC33FJ64GP710
- dsPIC33FJ128GP206
- dsPIC33FJ128GP306
- dsPIC33FJ128GP310
- dsPIC33FJ128GP706
- dsPIC33FJ128GP708
- dsPIC33FJ128GP710
- dsPIC33FJ256GP506
- dsPIC33FJ256GP510
- dsPIC33FJ256GP710
- dsPIC33FJ128GP706PS
- dsPIC33FJ128GP708PS
- dsPIC33FJ256GP710PS
- dsPIC33FJ64MC506
- dsPIC33FJ64MC508
- dsPIC33FJ64MC510
- dsPIC33FJ64MC706
- dsPIC33FJ64MC710
- dsPIC33FJ128MC506
- dsPIC33FJ128MC510
- dsPIC33FJ128MC706
- dsPIC33FJ128MC708
- dsPIC33FJ128MC710
- dsPIC33FJ256MC510
- dsPIC33FJ256MC710
- dsPIC33FJ128MC706PS
- dsPIC33FJ128MC708PS
- dsPIC33FJ256MC710PS

The dsPIC33F General Purpose and Motor Control Families of devices include devices with a wide range of pin counts (64, 80 and 100), different program memory sizes (64 Kbytes, 128 Kbytes and 256 Kbytes) and different RAM sizes (8 Kbytes, 16 Kbytes and 30 Kbytes).

# **Note:** Devices marked "PS" contain 9 Kbytes, 17 Kbytes and 33 Kbytes of RAM.

This makes these families suitable for a wide variety of high-performance digital signal control application. The devices are pin compatible with the PIC24H family of devices, and also share a very high degree of compatibility with the dsPIC30F family devices. This allows easy migration between device families as may be necessitated by the specific functionality, computational resource and system cost requirements of the application.

The dsPIC33F device family employs a powerful 16-bit architecture that seamlessly integrates the control features of a Microcontroller (MCU) with the computational capabilities of a Digital Signal Processor (DSP). The resulting functionality is ideal for applications that rely on high-speed, repetitive computations, as well as control.

The DSP engine, dual 40-bit accumulators, hardware support for division operations, barrel shifter, 17 x 17 multiplier, a large array of 16-bit working registers and a wide variety of data addressing modes, together provide the dsPIC33F Central Processing Unit (CPU) with extensive mathematical processing capability. Flexible and deterministic interrupt handling, coupled with a powerful array of peripherals, renders the dsPIC33F devices suitable for control applications. Further, Direct Memory Access (DMA) enables overhead-free transfer of data between several peripherals and a dedicated DMA RAM. Reliable, field programmable Flash program memory ensures scalability of applications that use dsPIC33F devices.

Figure 1-1 shows a general block diagram of the various core and peripheral modules in the dsPIC33F family of devices, while Table 1-1 lists the functions of the various pins shown in the pinout diagrams.






TABLE 1-1:	PINO	JT I/O DES	CRIPTIONS
Pin Name	Pin Type	Buffer Type	Description
AN0-AN31	Ι	Analog	Analog input channels.
AVDD	Р	Р	Positive supply for analog modules.
AVss	Р	Р	Ground reference for analog modules.
CLKI CLKO	I О	ST/CMOS	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
CN0-CN23	Ι	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
COFS CSCK CSDI CSDO	I/O I/O I O	ST ST ST —	Data Converter Interface frame synchronization pin. Data Converter Interface serial clock input/output pin. Data Converter Interface serial data input pin. Data Converter Interface serial data output pin.
C1RX	I	ST	ECAN1 bus receive pin.
C1TX	0	_	ECAN1 bus transmit pin.
C2RX C2TX	I O	ST	ECAN2 bus receive pin.
PGD1/EMUD1	I/O	ST	ECAN2 bus transmit pin. Data I/O pin for programming/debugging communication channel 1.
PGC1/EMUC1		ST	Clock input pin for programming/debugging communication channel 1.
PGD2/EMUD2	I/O	ST	Data I/O pin for programming/debugging communication channel 2.
PGC2/EMUC2 PGD3/EMUD3	I I/O	ST ST	Clock input pin for programming/debugging communication channel 2. Data I/O pin for programming/debugging communication channel 3.
PGD3/EMUD3 PGC3/EMUC3	1/0	ST	Clock input pin for programming/debugging communication channel 3.
IC1-IC8		ST	Capture inputs 1 through 8.
INDX		ST	Quadrature Encoder Index Pulse input.
QEA QEB	I	ST ST	Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode. Quadrature Encoder Phase A input in QEI mode.
UPDN	Ο	CMOS	Auxiliary Timer External Clock/Gate input in Timer mode. Position Up/Down Counter Direction State.
INT0		ST	External interrupt 0.
INT1	1	ST	External interrupt 1.
INT2	I	ST	External interrupt 2.
INT3	Ì	ST	External interrupt 3.
INT4	I	ST	External interrupt 4.
FLTA		ST	PWM Fault A input.
FLTB	I	ST	PWM Fault B input.
PWM1L	0	_	PWM 1 low output.
PWM1H	0	_	PWM 1 high output.
PWM2L	0	_	PWM 2 low output.
PWM2H	0	_	PWM 2 high output.
PWM3L	0	—	PWM 3 low output.
PWM3H	0	-	PWM 3 high output.
PWM4L	0	-	PWM 4 low output.
PWM4H	0	—	PWM 4 high output.
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
OCFA	Ι	ST	Compare Fault A input (for Compare Channels 1, 2, 3 and 4).
OCFB	Ι	ST	Compare Fault B input (for Compare Channels 5, 6, 7 and 8).
OC1-OC8	0	-	Compare outputs 1 through 8.
OSC1 OSC2	l I/O	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
		i	

**PINOUT I/O DESCRIPTIONS TABLE 1-1:** 

Legend: CMOS = CMOS compatible input or output; Analog = Analog input ST = Schmitt Trigger input with CMOS levels; O = Output; I = Input; P = Power

TABLE 1-1:	PINOUT I/O DESCRIPTIONS (CONTINUED)						
Pin Name	Pin Type	Buffer Type	Description				
RA0-RA7 RA9-RA10	I/O I/O	ST ST	PORTA is a bidirectional I/O port.				
RA12-RA15	I/O	ST					
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.				
RC1-RC4 RC12-RC15	I/O I/O	ST ST	PORTC is a bidirectional I/O port.				
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.				
RE0-RE9	I/O	ST	PORTE is a bidirectional I/O port.				
RF0-RF8 RF12-RF13	I/O	ST	PORTF is a bidirectional I/O port.				
RG0-RG3	I/O	ST	PORTG is a bidirectional I/O port.				
RG6-RG9 RG12-RG15	I/O I/O	ST ST					
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.				
SDI1		ST	SPI1 data in.				
SDO1 SS1	0 1/0	ST	SPI1 data out. SPI1 slave synchronization or frame pulse I/O.				
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.				
SDI2	., C	ST	SPI2 data in.				
SDO2	0	—	SPI2 data out.				
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.				
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.				
SDA1	I/O	ST	Synchronous serial data input/output for I2C1.				
SCL2	I/O	ST	Synchronous serial clock input/output for I2C2.				
SDA2	I/O	ST	Synchronous serial data input/output for I2C2.				
SOSCI SOSCO	I O	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output.				
TMS	I	ST	JTAG Test mode select pin.				
ТСК	I	ST	JTAG test clock input pin.				
TDI		ST	JTAG test data input pin.				
TDO	0	—	JTAG test data output pin.				
T1CK	I	ST	Timer1 external clock input.				
T2CK	I	ST	Timer2 external clock input.				
T3CK		ST	Timer3 external clock input.				
T4CK		ST	Timer4 external clock input.				
T5CK		ST	Timer5 external clock input.				
T6CK T7CK		ST ST	Timer6 external clock input.				
T8CK		ST	Timer7 external clock input. Timer8 external clock input.				
T9CK		ST	Timer9 external clock input.				
	1						
U1CTS U1RTS		ST	UART1 clear to send. UART1 ready to send.				
U1RX	I I	ST	UART1 receive.				
U1TX	Ö	_	UART1 transmit.				
U2CTS	Ĩ	ST	UART2 clear to send.				
U2RTS	Ö	_	UART2 ready to send.				
U2RX	I	ST	UART2 receive.				
U2TX	0	—	UART2 transmit.				
Vdd	Р	—	Positive supply for peripheral logic and I/O pins.				
VDDCORE	Р		CPU logic filter capacitor connection.				
Vss	Р	—	Ground reference for logic and I/O pins.				
Vref+	I	Analog	Analog voltage reference (high) input.				
VREF-		Analog	Analog voltage reference (low) input.				
		-	input or output: Analog – Analog input				

#### TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

**Legend:** CMOS = CMOS compatible input or output; Analog = Analog input

ST = Schmitt Trigger input with CMOS levels; O = Output; I = Input; P = Power

# 2.0 CPU

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

The dsPIC33F CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The dsPIC33F instruction set has two classes of instructions: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33F is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 2-1, and the programmer's model for the dsPIC33F is shown in Figure 2-2.

# 2.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The data space also includes 1 Kbyte of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

# 2.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value, up to 16 bits right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM memory data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.


# 2.3 Special MCU Features

The dsPIC33F features a 17-bit by 17-bit, single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as  $(-1.0) \times (-1.0)$ .


The dsPIC33F supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit, left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.









#### 2.4 CPU Control Registers

	<b>-</b> -	D/2 -	<b>D</b> /2 -	<b>P</b> -	D/2 -	5.5	<b>D</b> / · · · ·
R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA <sup>(1)</sup>	SB <sup>(1)</sup>	OAB	SAB	DA	DC
bit 15							bit
R/W-0 <sup>(2)</sup>	R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> <sup>(2)</sup>		RA	Ν	OV	Z	С
bit 7							bit
Legend:							
C = Clear on	ly bit	R = Readable	e bit	U = Unimplei	mented bit, read	l as '0'	
S = Set only	bit	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unk	nown		
bit 15	OA: Accumu	lator A Overflov	v Status bit				
	1 = Accumula	ator A overflow	ed				
	0 = Accumula	ator A has not o	overflowed				
bit 14		lator B Overflov					
	± //0000///000	ator B overflow ator B has not o	00.				
bit 13		ator A Saturati		atus hit(1)			
	1 = Accumula	ator A is satura ator A is not sa	ted or has be		some time		
bit 12	SB: Accumul	ator B Saturati	on 'Sticky' Sta	itus bit <sup>(1)</sup>			
	1 = Accumula	ator B is satura ator B is not sa	ted or has be		some time		
bit 11	<b>0AB:</b> OA    C	B Combined A	Accumulator C	Overflow Status	bit		
		ators A or B ha Accumulators A					
bit 10		B Combined A			t		
	1 = Accumula		e saturated or	have been sat	urated at some	time in the past	t
	Note: T	his bit may be	read or cleare	ed (not set). Cle	earing this bit wi	ll clear SA and	SB.
bit 9	DA: DO Loop	-		, , , , , , , , , , , , , , , , , , ,	U		
	1 = DO loop						
	-	not in progress					
bit 8		U Half Carry/B		<i>.</i>			
		out from the 4th sult occurred	low-order bit (	(tor byte-sized of	data) or 8th low-	order bit (for wo	ord-sized data
	0 = No carry			bit (for byte-siz	ed data) or 8th	low-order bit (f	or word-size
Note 1: Th	nis bit may be re	ad or cleared (	not set).				
2: Tł	ne IPL<2:0> bits evel. The value i	are concatena	ted with the IF				

IPL<3> = 1.

**3:** The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

#### REGISTER 2-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(2)</sup> 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive)
bit 2	<ul> <li>OV: MCU ALU Overflow bit</li> <li>This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude which causes the sign bit to change state.</li> <li>1 = Overflow occurred for signed arithmetic (in this arithmetic operation)</li> <li>0 = No overflow occurred</li> </ul>
bit 1	<ul> <li><b>Z:</b> MCU ALU Zero bit</li> <li>1 = An operation which effects the Z bit has set it at some time in the past</li> <li>0 = The most recent operation which effects the Z bit has cleared it (i.e., a non-zero result)</li> </ul>
bit 0	<b>C:</b> MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	This bit may be read or cleared (not set).

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- **3:** The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
_			US	EDT <sup>(1)</sup>		DL<2:0>	
bit 15							bit
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(2)</sup>	PSV	RND	IF
bit 7							bit
Legend:		C = Clear onl	v bit				
R = Readable	e bit	W = Writable	-	-n = Value at	POR	'1' = Bit is set	
0' = Bit is clea	ared	ʻx = Bit is unk	nown	U = Unimpler	nented bit, read	as '0'	
					,		
bit 15-13	-	ted: Read as '					
bit 12		tiply Unsigned		ol bit			
	•	ne multiplies a ne multiplies a	•				
bit 11		D Loop Termin		<sub>hit</sub> (1)			
				f current loop it	teration		
	0 = No effect	exceeding De					
bit 10-8	<b>DL&lt;2:0&gt;:</b> DO	Loop Nesting	Level Status b	oits			
	111 <b>= 7 DO k</b>	pops active					
	•						
	• 001 – 1 DO k						
	001 = 1  DO lo 000 = 0  DO lo						
bit 7		Saturation Ena	ble bit				
		tor A saturatio tor A saturatio					
bit 6		Saturation Ena					
		tor B saturatio					
	0 = Accumula	tor B saturatio	n disabled				
bit 5	SATDW: Data	a Space Write	from DSP Eng	ine Saturation	Enable bit		
		e write satura					
	•	e write satura					
bit 4		cumulator Satu		elect bit			
		ration (super sation (normal	,				
bit 3		terrupt Priority		oit 3(2)			
		rupt priority lev					
	0 = CPU inter	rupt priority lev	/el is 7 or less				
bit 2	PSV: Progran	n Space Visibil	ity in Data Spa	ace Enable bit			
		space visible ir					
		space not visib		ce			
bit 1		ng Mode Seled		1			
		onventional) ro (convergent) i					
bit 0		Fractional Mul	-				
	•	ode enabled fo	•				
		mode enable					

**Note 1:** This bit will always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

#### 2.5 Arithmetic Logic Unit (ALU)

The dsPIC33F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "*dsPIC30F/33F Programmer's Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

#### 2.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

#### 2.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

#### 2.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33F is a single-cycle, instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources may be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations which require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has various options selected through various bits in the CPU Core Control register (CORCON), as listed below:

- 1. Fractional or integer DSP multiply (IF).
- 2. Signed or unsigned DSP multiply (US).
- 3. Conventional or convergent rounding (RND).
- 4. Automatic saturation on/off for AccA (SATA).
- 5. Automatic saturation on/off for AccB (SATB).
- 6. Automatic saturation on/off for writes to data memory (SATDW).
- 7. Accumulator Saturation mode selection (ACCSAT).


A block diagram of the DSP engine is shown in Figure 2-3.

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	A = A + (x * y)	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	A = x * y	No
MPY	$A = x^2$	No
MPY.N	A = - x * y	No
MSC	A = A - x * y	Yes

#### TABLE 2-1: DSP INSTRUCTIONS SUMMARY

# dsPIC33F





#### 2.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value which is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the MSB is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is -2<sup>N-1</sup> to  $2^{N-1} - 1$ . For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including '0'. For a 32-bit integer, the data range is -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSB is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to  $(1 - 2^{1-N})$ . For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including '0' and has a precision of 3.01518x10<sup>-5</sup>. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product which has a precision of 4.65661 x 10<sup>-10</sup>.

The same multiplier is used to support the MCU multiply instructions which include integer 16-bit signed, unsigned and mixed sign multiplies.

The MUL instruction may be directed to use byte or word sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

### 2.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter prior to accumulation.

## 2.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true, or complement data into the other input. In the case of addition, the carry/borrow input is active-high and the other input is true data (not complemented), whereas in the case of subtraction, the carry/borrow input is active-low and the other input is complemented. The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block which controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described above and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits have been provided to support saturation and overflow; they are:

- 1. OA: AccA overflowed into guard bits
- OB: AccB overflowed into guard bits
- 3. SA:

AccA saturated (bit 31 overflow and saturation) or

AccA overflowed into guard bits and saturated (bit 39 overflow and saturation)

4. SB:

AccB saturated (bit 31 overflow and saturation) or

AccB overflowed into guard bits and saturated (bit 39 overflow and saturation)

5. OAB:

Logical OR of OA and OB

 SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register (refer to **Section 6.0 "Interrupt Controller"**) are set. This allows the user to take immediate action, for example, to correct system gain. The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and, thus, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). This allows programmers to check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This would be useful for complex number arithmetic which typically uses both the accumulators.

The device supports three Saturation and Overflow modes:

1. Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFF), or maximally negative 9.31 value (0x800000000), into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. This is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (e.g., gain calculations).

- Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF), or maximally negative 1.31 value (0x0080000000), into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. When this Saturation mode is in effect, the guard bits are not used (so the OA, OB or OAB bits are never set).
- 3. Bit 39 Catastrophic Overflow:

The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user. No saturation operation is performed and the accumulator is allowed to overflow (destroying its sign). If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

#### 2.6.2.2 Accumulator 'Write Back'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

1. W13, Register Direct:

The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.

 [W13]+ = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

#### 2.6.2.3 Round Logic

The round logic is a combinational block which performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value which is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator). If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented. If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged. A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined. If it is '1', ACCxH is incremented. If it is '0', ACCxH is not modified. Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 2.6.2.4 "Data Space Write Saturation**"). For the MAC class of instructions, the accumulator write-back operation will function in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

#### 2.6.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly, For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

#### 2.6.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts, and between bit positions 0 to 16 for left shifts.

NOTES:

#### 3.0 MEMORY ORGANIZATION

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

The dsPIC33F architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

#### 3.1 Program Address Space

The program address memory space of the dsPIC33F devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in **Section 3.6 "Interfacing Program and Data Memory Spaces"**.

User access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the dsPIC33F family of devices are shown in Figure 3-1.

	dsPIC33FJ64XXXXX	dsPIC33FJ128XXXXX	dsPIC33FJ256XXXXX	
Ā	GOTO Instruction	GOTO Instruction	GOTO Instruction 0x0000	00
T	Reset Address	Reset Address	Reset Address - 0x0000	
	Interrupt Vector Table	Interrupt Vector Table	Interrupt Vector Table 0x0000	
	Reserved	Reserved	Reserved 0x0001	00
	Alternate Vector Table	Alternate Vector Table	Alternate Vector Table 0x0001 0x0001	FE
User Memory Space	User Program Flash Memory (22K instructions)	User Program Flash Memory (44K instructions)	User Program Flash Memory (88K instructions)	BFE
Mem			0x0157 0x0158	
Use	Unimplemented (Read '0's)	Unimplemented (Read 'o's)	0x02AB 0x02AC Unimplemented	3FE 200
			(Read '0's) 0x7FFF 0x8000	FE 00
y Space	Reserved	Reserved	Reserved 0xF7FF	FF
emor	Device Configuration Registers	Device Configuration Registers	Device Configuration Registers 0xF800 0xF800	000
Configuration Memory Space	Reserved	Reserved	Reserved	10
	DEVID (2)	DEVID (2)	DEVID (2) - 0xFEFF 0xFF00 0xFF00	FE

#### FIGURE 3-1: PROGRAM MEMORY MAP FOR dsPIC33F FAMILY DEVICES

#### 3.1.1 PROGRAM MEMORY ORGANIZATION


The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 3-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

#### 3.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33F devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33F devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 6.1 "Interrupt Vector Table"**.



#### FIGURE 3-2: PROGRAM MEMORY ORGANIZATION

#### 3.2 Data Address Space

The dsPIC33F CPU has a separate 16-bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. Data memory maps of devices with different RAM sizes are shown in Figure 3-3 through Figure 3-7.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 3.6.3 "Reading Data From Program Memory Using Program Space Visibility").

dsPIC33F devices implement a total of 8 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

#### 3.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes of each word have even addresses, while the Most Significant Bytes have odd addresses.

#### 3.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PICmicro<sup>®</sup> devices and improve data space memory usage efficiency, the dsPIC33F instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

#### 3.2.3 SFR SPACE


The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A complete listing of implemented SFRs, including their addresses, is shown in Table 3-1 through Table 3-40.

**Note:** The actual set of peripheral features and interrupts varies by the device. Please refer to the corresponding device tables and pinout diagrams for device-specific information.


#### 3.2.4 NEAR DATA SPACE


The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.



#### FIGURE 3-3: DATA MEMORY MAP FOR dsPIC33F DEVICES WITH 8 KBs RAM









#### FIGURE 3-5: DATA MEMORY MAP FOR dsPIC33F DEVICES WITH 17 KBs RAM (PS DEVICES)









#### 3.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. There are separate read and write data buses for X data space. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

#### 3.2.6 DMA RAM

Every dsPIC33F device contains 2 Kbytes of dual ported DMA RAM located at the end of Y data space (except devices marked "PS", which have 1 Kbyte of DMA RAM). Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

RFWnw         RFW         Br.4         Br.14         Br																			
0 000         Windy Brogiane 1         Notiking Brogiane 1           0 001         Windy Brogiane 3         Windy Brogiane 3           0 001         Windy Brogiane 10         Windy Brogiane 10           0 001         Mindy Brogiane 10         Windy Brogiane 10           0 001         Mindy Brogiane 10         Windy Brogiane 10           0 001         Mindy Brogiane 10         Mindy Brogiane 10           0 001         Mindy Brogiane 10         Mindy Brogiane 10           0 001         Mindy Brogiane 10         Mindy Brogiane 10           0 001 <td< th=""><th>SFR Name</th><th>SFR Addr</th><th>Bit 15</th><th>Bit 14</th><th>Bit 13</th><th>Bit 12</th><th>Bit 11</th><th>Bit 10</th><th>Bit 9</th><th>Bit 8</th><th>Bit 7</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th>Bit 1</th><th>Bit 0</th><th>All Resets</th></td<>	SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
000         Neurola Registera         Neurola Registera           001         Neurola Registera         Neurola Registera           002         Neurola Registera         Neurola Registera           003         Neurola Registera         Neurola Registera           003         Neurola Registera         Neurola Registera           003         Neurola Registera         Neurola Registera           004         Neurola Registera	WREG0	0000								Working Re	gister 0								0000
000         0000	WREG1	0002								Working Re	gister 1								0000
0000         ••••••••••••••••••••••••••••••••••••	WREG2	0004								Working Re	gister 2								0000
0008	WREG3	9000								Working Re	gister 3								0000
0000         0000 <th< td=""><td>WREG4</td><td>0008</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Working Re</td><td>gister 4</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></th<>	WREG4	0008								Working Re	gister 4								0000
0000         0000         0000           0000         00	WREG5	000A								Working Re	gister 5								0000
0 000         ····································	WREG6	0000								Working Re	gister 6								0000
000         0010	WREG7	000E								Working Re	gister 7								0000
002         002         002         002         002         003 <td>WREG8</td> <td>0010</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Working Re</td> <td>gister 8</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	WREG8	0010								Working Re	gister 8								0000
0         0014         ····································	WREG9	0012								Working Re	gister 9								0000
0         0	WREG10	0014								Working Re	gister 10								0000
2         0016         ····································	WREG11	0016								Working Re	gister 11								0000
3         0014	WREG12	0018								Working Re	gister 12								0000
4         001C         ····································	WREG13	001A								Working Re	gister 13								0000
5         0012	WREG14	001C								Working Re	jister 14								0000
0000         Display         Stack Pointer Limit Register         Program Cunter Limit Register         Program Cunter Limit Register           0025          -	WREG15	001E								Working Re	jister 15								0800
002E         00E         0E         0E <th< td=""><td>SPLIM</td><td>0020</td><td></td><td></td><td></td><td></td><td></td><td></td><td>Stac</td><td>ck Pointer Li</td><td>nit Register</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>XXXX</td></th<>	SPLIM	0020							Stac	ck Pointer Li	nit Register								XXXX
0000         1         1         1         1         Program.Counter High. Byte. Register         1           1         0022         1	PCL	002E							Program	Counter Lo	w Word Rec	jister							0000
0020101010101011Table Page Address Printer Register11003111111111111003611 <td>PCH</td> <td>0030</td> <td>Ι</td> <td>Ι</td> <td> </td> <td>Ι</td> <td> </td> <td> </td> <td>I</td> <td></td> <td></td> <td></td> <td>Progra</td> <td>m Counter</td> <td>High Byte R</td> <td>legister</td> <td></td> <td></td> <td>0000</td>	PCH	0030	Ι	Ι		Ι			I				Progra	m Counter	High Byte R	legister			0000
7 004 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	TBLPAG	0032	Ι	Ι		Ι			Ι				Table F	<sup>2</sup> age Addre	ss Pointer R	tegister			0000
r         0036         ····································	PSVPAG	0034	Ι	Ι		I			I			Progra	am Memory	<pre>/ Visibility P;</pre>	age Addres	s Pointer Re	egister		0000
T         0038         ECOUNT         COUNT         COU	RCOUNT	0036							Repe	at Loop Cou	inter Registe	ž							XXXX
TT       003       DOSTARTL       DOSTARTL       DOSTARTL       003       0	DCOUNT	0038								<b>DCOUNT</b>	<15:0>								XXXX
RTH         003C         -         -         -         -         -         -         -         DOSTARTHAGOA           L         003E         -	DOSTARTL	003A							DOS.	FARTL<15:	<u>^</u>							0	XXXX
L         003E         ····································	DOSTARTH	003C	Ι	Ι	Ι	Ι	Ι		Ι		Ι	-			DOSTAR	(TH<5:0>			××00
H         0040         -         -         -         -         -         -         -         -         Dend-           N         0042         OA         OB         SA         OA         OA         N         O         V	DOENDL	003E							DOE	ENDL<15:1:	~							0	XXXX
0042         0A         0B         SA         0B         CA         DA         DC         IPL	DOENDH	0040	Ι	Ι	Ι	Ι	Ι	Ι	Ι	—	Ι	Ι			DOE	HON			xx00
N         0044          US         EDT         DL<200         SATA         SATDW         ACCSAT         IP3         FSV         RND         IF3         FSV         IF3         FSV         IF3         I	SR	0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPLO	RA	z	VO	Z	С	0000
N         0046         XMODEN         -         -         BWM<3:0>         XVM<3:0>         XVM<3:0>           RT         0048         X         X         XS<15:1>         XVM<3:0>         XVM<3:0>         XVM<3:0>           ND         0048         X         XS<15:1>         XS<15:1>         XS<15:1>         XVM         Y         <	CORCON	0044	Ι	Ι		SN	EDT		DL<2:0>		SATA	SATB	SATDW	ACCSAT	IPL3	PSV	RND	Ε	0000
RT         0048         XS<15:1>         0<1         0           ND         004A         XE<15:1>         1         1           RT         004C         YE<15:1>         1         1         1           ND         004E         YE<15:1>         YE<15:1>         1         1         1           ND         004E         YE<15:1>         YE<15:1>         1	MODCON	0046	XMODEN	YMODEN				BWN	<3:0>			YWM	<3:0>			ХWM	<3:0>		0000
ND         004A         XE<15:1>         1           RT         004C         X         YS<15:1>         0           ND         004E         Y         YS<15:1>         0           ND         005B         REN         YS<15:1>         1           0050         BREN         MS         YS<14:0>         1         1           0052         D         D         Disable Interrupts Counter Register         1         1	XMODSRT	0048							^	(S<15:1>								0	xxxx
RT         004C         YS<15:1>         0           ND         004E         YS<15:1>         1           0050         BREN         YS<15:1>         1           0050         BREN         XS<14:0>         1           0052         -         -         Disable Interrupts Counter Register	XMODEND	004A							^	(E<15:1>								1	XXXX
ND         004E         YE<15:1>         1           0050         BREN         XB         XB         1         1         1           0052         -         -         Disable Interrupts Counter Register         1         1         1	YMODSRT	004C								'S<15:1>								0	XXXX
0050         BREN         XB<14:0>           0052         -         -         Disable Interrupts Counter Register	YMODEND	004E								′E<15:1>								1	XXXX
0052 - Disable Interrupts Counter Register	XBREV	0050	BREN								<b<14:0></b<14:0>								XXXX
	DISICNT	0052	1	Ι						Disable	e Interrupts	Counter R	egister						XXXX

TABLE	3-2:	CHAI	NGE NO	CHANGE NOTIFICATION REGIS	TION RE		TER MAP											
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0900	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	<b>CN8IE</b>	<b>CN7IE</b>	CNGIE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CNOIE	0000
<b>CNEN2</b>	0062	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	CN23IE	CN22IE	CN21IE	<b>CN20IE</b>	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	<b>CN9PUE</b>	<b>CN8PUE</b>	<b>CN7PUE</b>	<b>CN6PUE</b>	CN5PUE	CN5PUE CN4PUE	CN3PUE	<b>CN2PUE</b>	<b>CN1PUE</b>	CNOPUE	0000
CNPU2	006A	I					Ι			<b>CN23PUE</b>	<b>CN22PUE</b>	E CN21PUE	CN23PUE CN22PUE CN21PUE CN20PUE CN19PUE CN17PUE CN16PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000
Legend:	n = x	nknown val	$\mathbf{x}$ = unknown value on Reset, —	et, — = unim	= unimplemented, read as '0'. Reset values are shown in hexadecimal.	read as 'o'.	Reset valu	es are shov	wn in hexad	lecimal.								
TABLE	3-3:	INTE	RRUPT	INTERRUPT CONTROLLER REGISTER MAP	OLLER	REGIST	ER MA	д										
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR (	OVBERR C	COVAERR (	COVBERR	OVATE	OVBTE C	COVTE SF	SFTACERR [	DIVOERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL		0000
<b>INTCON2</b>	0082	ALTIVT	DISI	I	I	I	1	1		1	1	I	INT4EP	INT3EP	INT2EP	INT1EP	INTOEP	0000
IFS0	0084		DMA1IF	AD11F	U1TXIF	U1RXIF	SPI1IF (	SP11EIF	T3IF	T2IF	<b>OC2IF</b>	IC2IF	DMA0IF	111F	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	<b>U2TXIF</b>	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF DI	DMA2IF	IC8IF	IC7IF	AD2IF	INT1IF	CNIF	Ι	MI2C1IF	SI2C1IF	0000
IFS2	0088	TGIF	DMA4IF	Ι	OC8IF	OC7IF	OC6IF	OC5IF I	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	<b>C1RXIF</b>	SPI2IF	<b>SPI2EIF</b>	0000
IFS3	008A	FLTAIF		DMA5IF	DCIIF	DCIEIF	QEIIF	PWMIF	C2IF 0	C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T71F	0000
IFS4	008C									<b>C2TXIF</b>	C1TXIF	DMA7IF	DMA6IF		U2EIF	U1EIF	FLTBIF	0000
IEC0	0094		DMA1IE	AD1IE	U1TXIE	<b>U1RXIE</b>	SPI1E 8	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0096	<b>U2TXIE</b>	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE DI	DMA2IE	IC8IE	IC7IE	AD2IE	INT1IE	CNIE		MI2C1IE	SI2C1IE	0000
IEC2	0098	TGIE	DMA4IE	I	OC8IE	<b>OC7IE</b>	OC6IE	OC5IE I	IC6IE	<b>IC5IE</b>	IC4IE	IC3IE	DMA3IE	C1IE	<b>C1RXIE</b>	SPI2IE	<b>SPI2EIE</b>	0000
IEC3	009A	FLTAIE		DMA5IE	DCIIE	DCIEIE	QEIIE	PWMIE	C2IE 0	<b>C2RXIE</b>	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE	0000
IEC4	009C									<b>C2TXIE</b>	C1TXIE	DMA7IE	DMA6IE		U2EIE	U1EIE	FLTBIE	0000
IPC0	00A4			T1IP<2:0>		I	0	OC1IP<2:0>				IC1IP<2:0>		I	-	INT0IP<2:0>		4444
IPC1	00A6			T2IP<2:0>			0	OC2IP<2:0>				IC2IP<2:0>		I	D	DMA0IP<2:0>	^	4444
IPC2	00A8		Ū	U1RXIP<2:0>			S	SPI1IP<2:0>			U)	SPI1EIP<2:0>	^	I		T3IP<2:0>		4444
IPC3	00AA			I		I	DN	DMA1IP<2:0>				AD1IP<2:0>		I	n	U1TXIP<2:0>	~	4444
IPC4	00AC		)	CNIP<2:0>							2	MI2C1IP<2:0>	^		Š	SI2C1IP<2:0>	^	4444
IPC5	00AE		-	IC8IP<2:0>		I	)I	IC7IP<2:0>				AD2IP<2:0>		I	-	INT1IP<2:0>		4444
IPC6	00B0			T4IP<2:0>		I	0	OC4IP<2:0>			)	OC3IP<2:0>		I	D	DMA2IP<2:0>	~	4444
IPC7	00B2	I	Ü	U2TXIP<2:0>		Ι	U2	U2RXIP<2:0>		I	-	INT2IP<2:0>	~	Ι		T5IP<2:0>		4444
IPC8	00B4		)	C11P<2:0>		Ι	C1	C1RXIP<2:0>		Ι		SPI2IP<2:0>		Ι	S	SPI2EIP<2:0>	^	4444
IPC9	00B6		-	IC5IP<2:0>			Y	IC4IP<2:0>				IC3IP<2:0>		I	D	DMA3IP<2:0>	~	4444
IPC10	00B8		С	OC7IP<2:0>			0	OC6IP<2:0>				OC5IP<2:0>			_	IC6IP<2:0>		4444
IPC11	00BA	I		T6IP<2:0>			DN	DMA4IP<2:0>					I	Ι	0	OC8IP<2:0>		4444
IPC12	00BC	I		T8IP<2:0>			MI	MI2C2IP<2:0>		I	0	SI2C2IP<2:0>	~	Ι		T7IP<2:0>		4444
Legend:	x = u.	nknown val	lue on Rese	${f x}$ = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal	plemented,	read as 'o'.	Reset valu	es are shov	wn in hexad	lecimal.								

© 2006 Microchip Technology Inc.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
+	00BE			C2RXIP<2:0>			2	NT4IP<2:0>				NT3IP<2:0>				T9IP<2:0>		4444
1	0000			DCIEIP<2:0>	_	Ι	Ø	QEIIP<2:0>		1		PWMIP<2:0>		1	0	C2IP<2:0>		4444
IPC15	00C2	1		FLTAIP<2:0>	^	1		I	1			DMA5IP<2:0>		1	Ó	DCIIP<2:0>		4444
IPC16	00C4			Ι	Ι	Ι	Ū	U2EIP<2:0>		I		U1EIP<2:0>		Ι	F	FLTBIP<2:0>		4444
IPC17	00C6			C2TXIP<2:0>	_	Ι	C	C1TXIP<2:0>	,	I		DMA7IP<2:0>		Ι	DN	DMA6IP<2:0>		4444
Legend:	x = ur	nknown va	alue on Res	set, — = unir	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read	read as 'o'. I	Reset valu	as '0'. Reset values are shown in hexadecimal	wn in hexa	adecimal.								
TABLE 3	3-4:	INTE	ERUPT	- CONTF	INTERRUPT CONTROLLER	REGIST	ER MA	P (FOR	DEVIC	GISTER MAP (FOR DEVICES MARKED "PS")	KED "F	`.S'						
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIVOERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	I	0000
INTCON2	0082	ΑLTIVT	DISI	1	Ι	I	Ι	1	1	I	I		INT4EP	INT3EP	INT2EP	INT1EP	INTOEP	0000
IFS0	0084		DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	U2TXIF	U2RXIF	<b>INT2IF</b>	T5IF	T4IF	OC4IF	<b>OC3IF</b>	DMA2IF	IC8IF	IC7IF	AD2IF	INT1IF	CNIF		MI2C1IF	SI2C1IF	0000
IFS2	0088	TGIF	DMA4IF	Ι	OC8IF	<b>OC7IF</b>	<b>OC6IF</b>	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	<b>DMA3IF</b>	C1IF	C1EIF	SP12IF	<b>SPI2EIF</b>	0000
IFS3	008A	FLTAIF		DMA5IF	DCIIF	DCIEIF	QEIIF	PWMIF	C2IF	C2EIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF	0000
IFS4	008C				I						I			Ι	U2EIF	U1EIF	FLTBIF	0000
IEC0	0094		DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	<b>SPI1EIE</b>	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T11E	OC1IE	IC1IE	INTOIE	0000
IEC1	9600	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	<b>OC3IE</b>	DMA2IE	IC8IE	IC7IE	AD2IE	INT1IE	CNIE		MI2C1IE	SI2C1IE	0000
EC2	0098	TGIE	DMA4IE		<b>OC8IE</b>	OC7IE	OC6IE	OC5IE	<b>IC6IE</b>	<b>IC5IE</b>	IC4IE	IC3IE	<b>DMA3IE</b>	C1IE	C1EIE	<b>SPI2IE</b>	SPI2EIE	0000
IEC3	A600	FLTAIE		<b>DMA5IE</b>	DCIIE	DCIEIE	QEIIE	PWMIE	C2IE	C2EIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE	0000
IEC4	009C									Ι		Ι		Ι	U2EIE	U1EIE	FLTBIE	0000
IPC0	00A4			T1IP<2:0>			0	OC1IP<2:0>	^			IC1IP<2:0>		Ι	=	NT0IP<2:0>		4444
IPC1	00A6	Ι		T2IP<2:0>			0	OC2IP<2:0>	^	I		IC2IP<2:0>		Ι	D	DMA0IP<2:0>		4444
IPC2	00A8		ו	U1RXIP<2:0>	<		S	SPI1IP<2:0>	^	Ι		SPI1EIP<2:0>	_	Ι		T3IP<2:0>		4444
IPC3	00AA			-	Ι	Ι	Ō	DMA11P<2:0>	~	Ι		AD1IP<2:0>		Ι	D	U1TXIP<2:0>		4444
IPC4	00AC	Ι		CNIP<2:0>		Ι		Ι		Ι	-	MI2C1IP<2:0>	<	Ι	S	SI2C1IP<2:0>		4444
IPC5	00AE	Ι		IC8IP<2:0>	,	Ι	-	IC7IP<2:0>		Ι		AD2IP<2:0>		Ι	-	INT1IP<2:0>		4444
IPC6	00B0			T4IP<2:0>	_	I	0	OC4IP<2:0>	_	I		OC3IP<2:0>	_	I	Ō	DMA2IP<2:0>		4444
PC7	00B2		1	U2TXIP<2:0>	^		U.	U2RXIP<2:0>	^	I		INT2IP<2:0>	~			T5IP<2:0>		4444
IPC8	00B4	Ι		C1IP<2:0>		Ι	C	C1EIP<2:0>	~	Ι		SPI2IP<2:0>	~	Ι	S	SPI2EIP<2:0>		4444
IPC9	00B6			IC5IP<2:0>				IC4IP<2:0>		Ι		IC3IP<2:0>		Ι	Ō	DMA3IP<2:0>		4444

TABLE 3-3: INTERRUPT CONTROLLER REGISTER MAP (CONTINUED)

DS70165B-page 56

© 2006 Microchip Technology Inc.

4444 4444 4444

IC6IP<2:0> OC8IP<2:0>

1 1 1

OC5IP<2:0>

 T7IP<2:0>

SI2C2IP<2:0>

x = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal.

OC6IP<2:0> DMA4IP<2:0> MI2C2IP<2:0>

1 1

OC7IP<2:0> T6IP<2:0> T8IP<2:0>

00B8

IPC10 IPC11 I

00BA 00BC

> IPC12 Legend:

## dsPIC33F

INTERRUPT CONTROLLER REGISTER MAP (FOR DEVICES MARKED "PS") (CONTINUED)

**TABLE 3-4**:

SFR Name	SFR Addr B	Bit 15	Bit 14	Bit 15 Bit 14 Bit 13 Bit 12	Bit 12	Bit 11	Bit 10	Bit 10 Bit 9 Bit 8	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 F	All Resets
IPC13	PC13 00BE			C2EIP<2:0>	1		=	INT4IP<2:0>	٨	I		INT3IP<2:0>		I		T9IP<2:0>		4444
IPC14	PC14 00C0			DCIEIP<2:0>	~	Ι		QEIIP<2:0>	_	Ι	ш	PWMIP<2:0>		Ι	0	C2IP<2:0>		4444
IPC15	PC15 00C2			FLTAIP<2:0>	4	Ι	Ι	Ι	I	Ι		DMA5IP<2:0>		Ι		DCIIP<2:0>		4444
IPC16	PC16 00C4		—	Ι	Ι	Ι		J2EIP<2:0>	^	Ι		U1EIP<2:0>		I	Ц	FLTBIP<2:0>		4444
Legend:		nknown va	alue on Res	set, — = uni	x = unknown value on Reset, = unimplemented, read as '0'. Reset values are shown in hexadecimal.	read as 'o'.	Reset valu	ies are sho	wn in hexa	idecimal.								

# L L ( ì

C         SFR Addr         Bit 15         Bit 13         Bit 13         Bit 13         Bit 13         Bit 12           0100         0102         0102         1	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5 Bit 4	Bit 3	c 1		0110	ΠØ
0100         TON         TSIDL           0102          TSIDL           0106          TSIDL           0106          TSIDL           0106          TSIDL           0107          TSIDL           0108          TSIDL           0107          TSIDL           0107          TSIDL           0108          TSIDL           0107          TSIDL           0108          TSIDL           0110         TON          TSIDL           0114          TSIDL            0116          TSIDL            0118          TSIDL            0118          TSIDL            0116          TSIDL            0118          TSIDL            0115          TSIDL            0116          TSIDL            0116          TSIDL	1								BIT 2	Bit 1		Resets
0102         TSIDL           0106         TON         TSIDL           0106         TSIDL         TSIDL           0106         TSIDL         TSIDL           0108         TSIDL         TSIDL           0109         TSIDL         TSIDL           0106         TSIDL         TSIDL           0107         TSIDL         TSIDL           0108         TSIDL         TSIDL           0107         TON         TSIDL           0108         TSIDL         TSIDL           0110         TON         TSIDL           0114         TSIDL         TSIDL           0115         TSIN         TSIDL           0116         TON         TSIDL           0118         TSIDL         TSIDL           0118         TSIDL         TSIDL           0118         TSIDL         TSIDL           0116         TSIDL         TSIDL           0116         TSIDL         TSIDL           0116         TSIDL         TSIDL           0117         TSIDL         TSIDL	1			Timer1	Timer1 Register							XXXX
M         0104         TON          TSIDL           1006          10106          1010           1008          1008          1010           0100         0100          1010          1010           0100         0100          1010          1010            1         0110         TON          TSIDL              1         0110         TON          TSIDL <td> </td> <td></td> <td></td> <td>Period Register 1</td> <td>egister 1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>FFFF</td>				Period Register 1	egister 1							FFFF
0106         Ten		I	I	I	I	TGATE	TCKPS<1:0>	Ι	TSYNC	TCS	I	0000
LD         0108           010A				Timer2	Timer2 Register							XXXX
010A		Time	er3 Holding R	egister (for	32-bit timer	Timer3 Holding Register (for 32-bit timer operations only)	(VII					XXXX
010C				Timer3	Timer3 Register							XXXX
010E         TSIDL           0110         TON         TSIDL           0112         TON         TSIDL           0113         TON         TSIDL           0114         TSIDL         TSIDL           0115         TON         TSIDL           0114         TSIDL         TSIDL           0115         TON         TSIDL           0116         TSIDL         TSIDL           0118         TSIDL         TSIDL           0118         TSIDL         TSIDL           0116         TSIDL         TSIDL           0116         TSIDL         TSIDL           0116         TSIDL         TSIDL           0116         TSIDL         TSIDL				Period R	Period Register 2							FFFF
N         0110         TON          TSIDL           N         0112         TON          TSIDL           HD         0114          TSIDL            HD         0114          TSIDL            HD         0116          TSIDL            0118          0118              0118           1010              0116           TSIDL               v         0116           TSIDL              v         0116           TSIDL              v         0116           TSIDL               v         0110           TSIDL				Period R	Period Register 3							FFFF
N         0112         TON          TSIDL           HLD         0114          TSIDL            0114         0116           TSIDL           0118           TSIDL            0118            TSIDL           0116           TSIDL            N         0116          TSIDL            N         0116          TSIDL            N         0120          TSIDL	I	I	I		I	TGATE	TCKPS<1:0>	T32	Ι	TCS	I	0000
0114	Ι	Ι	Ι		Ι	TGATE	TCKPS<1:0>	Ι	Ι	TCS	Ι	0000
6HLD         0116         1           5         0118         1           0110         1         1           0112         1         1           0116         1         1           0117         1         1           0110         1         1           0110         1         1           0110         1         1           0110         1         1           0110         1         1           0110         1         1           0110         1         1           0110         1         1           0110         1         1				Timer4	Timer4 Register							XXXX
5         0118			imer5 Holding	g Register (	for 32-bit op	Timer5 Holding Register (for 32-bit operations only)						XXXX
011A         011C           011C         011C           DN         011E         TON           DN         0120         TON           DN         0120         TON				Timer5	Timer5 Register							XXXX
011C         TON         11C           DN         011E         TON         TSIDL           DN         0120         TON         TSIDL				Period R	Period Register 4							FFFF
011E TON TSIDL 0120 TON TSIDL 				Period R	Period Register 5							FFFF
0120 TON — TSIDL	Ι	Ι	1	-	Ι	TGATE	TCKPS<1:0>	T32	Ι	TCS	Ι	0000
	I	I	1		Ι	TGATE	TCKPS<1:0>	Ι	Ι	TCS	I	0000
				Timer6	Timer6 Register							XXXX
TMR7HLD 0124 0124		Г	imer7 Holding	g Register (	for 32-bit op	Timer7 Holding Register (for 32-bit operations only)						XXXXX
TMR7 0126 0126				Timer7	Timer7 Register							XXXX
PR6 0128				Period R	Period Register 6							FFFF
PR7 012A				Period R	Period Register 7							FFFF
TECON 012C TON - TSIDL -	I					TGATE	TCKPS<1:0>	T32	I	TCS		0000
T7CON 012E TON - TSIDL -						TGATE	TCKPS<1:0>	I		TCS		0000
TMR8 0130				Timer8	Timer8 Register							XXXX
Legend: x = unknown value on Reset, — = unimplemented, read as		. Reset valu	'0'. Reset values are shown in hexadecimal.	n in hexad	ecimal.							

© 2006 Microchip Technology Inc.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR9HLD	0132							Timer9 Holdir	ng Register	(for 32-bit op	Timer9 Holding Register (for 32-bit operations only)	()						XXXX
TMR9	0134								Timer9	Timer9 Register								XXXX
PR8	0136								Period F	Period Register 8								FFF
PR9	0138								Period F	Period Register 9								FFF
T8CON	013A	TON	Ι	TSIDL	Ι	I	-	I	I		TGATE	TCKP	TCKPS<1:0>	T32	Ι	TCS	Ι	0000
T9CON	013C	TON		TSIDL	Ι	Ι	Ι				TGATE	TCKP	TCKPS<1:0>	Ι	Ι	TCS	Ι	0000
Legend: ×= TARIF3_6·	יח = איין איין איין איין איין איין איין אי	nknown va	IT CAP1	et, —= unir 112 F 21	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal A D IT C ADTLIRE REGISTER MAD	, read as 'o R M D	. Reset valu	les are sho	wn in hexac	decimal.								
SFR Name	SFR Addr		15 Bit 14	14 Bit 13	3 Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140	ç							Input 1 Ca	Input 1 Capture Register	er							XXXX
IC1CON	0142	12		ICSIDL	  -		Ι	I		ICTMR	ICI<1:0>	<u>6</u> :	ICOV	ICBNE		ICM<2:0>		0000
<b>IC2BUF</b>	0144	4							Input 2 Ca	Input 2 Capture Register	er							XXXX
IC2CON	0146	16		ICSIDL	– ۱	I	I	Ι		ICTMR	ICI<1:0>	<0.	ICOV	ICBNE		CM<2:0>		0000
IC3BUF	0148	18							Input 3 Ca	Input 3 Capture Register	er							XXXX
IC3CON	014A	 		ICSIDL	 	Ι	I	I		ICTMR	ICI<1:0>	e.	ICOV	ICBNE		CM<2:0>		0000
IC4BUF	014C	ņ							Input 4 Ca	Input 4 Capture Register	er							XXXX
IC4CON	014E	۲ ا		ICSIDL	_ ر	Ι	Ι			ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		CM<2:0>		0000
IC5BUF	0150	20							Input 5 Ca	Input 5 Capture Register	er							XXXX
ICECON	0152			ICSIDL	_ ر		Ι			ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		CM<2:0>		0000
IC6BUF	0154	7							Input 6 Ca	Input 6 Capture Register	er							XXXX
ICECON	0156	- 92		ICSIDL	_ ر	Ι	Ι			ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158	58							Input 7 Ca	Input 7 Capture Register	er							XXXX
IC7CON	015A	- P		ICSIDL	_ ر		Ι			ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C	ç							Input 8 Ca	Input 8 Capture Register	er							XXXX
IC8CON	015E	E E		ICSIDL		Ι	I	Ι		ICTMR	ICI<1:0>	<0.	ICOV	ICBNE		ICM<2:0>		0000
Legend:	x = ur	nknown va	lue on Res	et, — = unin	${ m x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	, read as '0'	. Reset valu	tes are shov	wn in hexac	decimal.								

# TABLE 3-5: TIMER REGISTER MAP (CONTINUED)

# dsPIC33F

<b>TABLE 3-7:</b>		DUTPU	T COM	<b>OUTPUT COMPARE REGISTER</b>	REGIST	TER MAP	۲,											
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Out	out Compar	Output Compare 1 Secondary Register	ary Register							XXXX
OC1R	0182								Output Co	Output Compare 1 Register	gister							XXXX
OC1CON	0184	I	I	OCSIDL	Ι			I	I	I	I	I	OCFLT	OCTSEL		OCM<2:0>		0000
OC2RS	0186							Out	out Compar	Output Compare 2 Secondary Register	ary Register							XXXX
OC2R	0188								Output Co	Output Compare 2 Register	gister							XXXX
OC2CON	018A	I	I	OCSIDL	I			I	I	I	I	I	OCFLT	OCTSEL		OCM<2:0>		0000
OC3RS	018C							Out	out Compar	Output Compare 3 Secondary Register	ary Register							XXXX
OC3R	018E								Output Co	Output Compare 3 Register	gister							XXXX
OC3CON	0190			OCSIDL					-				OCFLT	OCTSEL		OCM<2:0>		0000
OC4RS	0192							Out	out Compar	Output Compare 4 Secondary Register	ary Register							XXXX
OC4R	0194								Output Co	Output Compare 4 Register	gister							XXXX
OC4CON	0196			OCSIDL					-				OCFLT	OCTSEL		OCM<2:0>		0000
OC5RS	0198							Outp	out Compar	Output Compare 5 Secondary Register	ary Register							XXXX
OC5R	019A								Output Co	Output Compare 5 Register	gister							XXXX
OC5CON	019C	Ι	Ι	OCSIDL	Ι	Ι	Ι	I	Ι	Ι	Ι	Ι	OCFLT	OCTSEL		OCM<2:0>		0000
OC6RS	019E							Out	out Compar	Output Compare 6 Secondary Register	ary Register							XXXX
OC6R	01A0								Output Co	Output Compare 6 Register	gister							XXXX
OCECON	01A2			OCSIDL									OCFLT	OCTSEL		OCM<2:0>		0000
OC7RS	01A4							Out	out Compar	Output Compare 7 Secondary Register	ary Register							XXXX
OC7R	01A6								Output Co	Output Compare 7 Register	gister							XXXX
OC7CON	01A8			OCSIDL									OCFLT	OCTSEL		OCM<2:0>		0000
OC8RS	01AA							Out	out Compar	Output Compare 8 Secondary Register	ary Register							XXXX
OC8R	01AC								Output Co	Output Compare 8 Register	gister							XXXX
OC8CON	01AE		Ι	OCSIDL	Ι				Ι			Ι	OCFLT	OCTSEL		OCM<2:0>		0000
Legend:	x = unknc	wn value (	on Reset,	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	lemented, i	read as 'o'.	Reset valu	les are shc	wn in hexa	idecimal.								

TABLE 3-8:	-8:	8-OU	TPUT F	8-OUTPUT PWM REGISTER MA	EGISTE	ER MAP												
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
PTCON	01C0	PTEN	I	PTSIDL		Ι	I	I	I		PTOPS<3:0>	<3:0>		PTCKPS<1:0>	3<1:0>	PTMOD<1:0>	<1:0>	0000 0000 0000 0000
PTMR	01C2	PTDIR						P	PWM Timer Count Value Register	Sount Value	Register							0000 0000 0000 0000
PTPER	01C4	I						ē.	PWM Time Base Period Register	ase Period	Register							0000 0000 0000 0000
SEVTCMP	01C6	01C6 SEVTDIR						PWA	PWM Special Event Compare Register	vent Comp	are Registe	L						0000 0000 0000 0000
PWMCON1	01C8	Ι		I	Ι	PTMOD4	D4 PTMOD3 PTMOD2 PTMOD1	PTMOD2	PTMOD1	PEN4H	PEN3H	<b>PEN2H</b>	PEN1H	PEN4L	<b>PEN3L</b>	<b>PEN2L</b>	PEN1L	0000 0000 1111 1111
PWMCON2 01CA	01CA	Ι	-	I	Ι		SEVOPS<3:0>	S<3:0>			1		Ι	Ι	IUE	OSYNC	NDIS	0000 0000 0000 0000
DTCON1	01CC	DTBPS<1:0>	3<1:0>			DTB•	FB<5:0>			DTAPS<1:0>	<1:0>			DTA<5:0>	5:0>			0000 0000 0000 0000
DTCON2	01CE	Ι		I	Ι	Ι			-	DTS4A	DTS4I	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS11	0000 0000 0000 0000
FLTACON	01D0	01D0 FAOV4H FAOV4L FAOV3H	FAOV4L		FAOV3L	FAOV2H	<b>FAOV2L</b>	FAOV1H	FAOV1L	FLTAM		Ι	I	FAEN4	FAEN3	FAEN2	FAEN1	0000 0000 0000 0000
FLTBCON	01D2	FBOV4H	FBOV4L	FBOV4L FBOV3H	FBOV3L	<b>FBOV2H</b>	FBOV2L	FBOV1H	<b>FBOV1L</b>	FLTBM		I	I	FBEN4	FBEN3	FBEN2	FBEN1	0000 0000 0000 0000
OVDCON	01D4	01D4 POVD4H POVD4L POVD3H	POVD4L	POVD3H	<b>POVD3L</b>	<b>POVD2H</b>	POVD2L	POVD1H	POVD1L	POUT4H	POUT4L	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L	POVD1H POVD1L POUT4H POUT4L POUT3H POUT3L POUT2H POUT2L POUT1H POUT1L 1111 1111 0000 0000
PDC1	01D6							PWM	PWM Duty Cycle #1 Register	#1 Registe	эг							0000 0000 0000 0000
PDC2	01D8							PWM	PWM Duty Cycle #2 Register	#2 Registe	эг							0000 0000 0000 0000
PDC3	01DA							PWM	PWM Duty Cycle #3 Register	+#3 Registe	er.							0000 0000 0000 0000
PDC4	01DC							PWM	PWM Duty Cycle #4 Register	#4 Registe	эr							0000 0000 0000 0000
Legend: $u = uninitialized bit,= unimplemented, read as '0'$	1 = unin	itialized bit	, — = unin	nplemented	d, read as	,0,												

# TABLE 3-9: QEI REGISTER MAP

SFR bandAddr.Bit 15Bit 14Bit 12Bit 14Bit 15Bit 15Bit 15Bit 15Bit 15Bit 15Bit 15Bit 15Bit 15Bit 16Reset StateAddr.Bit 15Bit 16Bit 16Bit 16Bit 16Bit 17Bit 16Bit 15Bit 16Bit 16Bit 16Bit 16Reset StateAdelCON01E0UHUHUHVV																			
CNTERR         —         QEISIDL         INDX         UPDN         QEIM<2:0>               CEID         Po	SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
-     -     -     IMV<1:0>     CEID     QECK<2:0>     -     -     -       Position Counter<15:0>     Maximun Counter(15:0>	QEICON	01E0	CNTERR	Ι	QEISIDL	NDX	UPDN	QE	:IM<2:0>		SWPAB	PCDOUT	TQGATE	TQCKPS	3<1:0>	POSRES	TQCS	UDSRC	0000 0000 0000 0000
Position Counter<15:0> Maximun Count<15:0>	DFLTCON	01E2						IMV<1	<0:	CEID	QEOUT	5	2ECK<2:0>		Ι			Ι	0000 0000 0000 0000
Maximun Count<15:0>	POSCNT	01E4								Poć	sition Cour	nter<15:0>							0000 0000 0000 0000
	MAXCNT	01E6								Ma	ximun Cot	unt<15:0>							TITI IIII IIII IIII

**Legend:** u = uninitialized bit, --= unimplemented, read as '0'

TABLE 3	-10:	TABLE 3-10: I2C1 REGISTER MAP	SISTER	MAP														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	I						I					Receive Register	Register				0000
I2C1TRN	0202	Ι	Ι	Ι	1	I	Ι	1	I				Transmit Register	Register				00FF
I2C1BRG	0204	Ι	Ι	Ι			Ι	—				Baud Rat	Baud Rate Generator Register	r Register				0000
12C10N	0206	I2CEN	Ι	I2CSIDL	SCLREL	IPMIEN	A10M	NISSID	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	NEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	Ι			BCL	GCSTAT	ADD10	IWCOL	I2COV	$D_{-}A$	Р	S	R_W	RBF	TBF	0000
I2C1ADD	020A	Ι	Ι	Ι			Ι					Address Register	Register					0000
I2C1MSK	020C	Ι	Ι	Ι	Ι	Ι					1	Address Ma	Address Mask Register					0000
Legend:	x = unkn	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	Reset, —=	= unimplem	ented, read	as '0'. Res	et values a	re shown in	hexadecin	nal.								
Noto.	The IS	Note: The 12C1MSK register is not present in devices marked "DS"	adieter ie	not pres	ver in dev	iree mar	NG" Poy-	-										

The I2C1MSK register is not present in devices marked "PS" Note:

# TABLE 3-11: 12C2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 14 Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C2RCV	0210	I	I	I	I	I	I	I	I				Receive Register	Register				0000
<b>I2C2TRN</b>	0212						I		I				Transmit Register	Register				00FF
12C2BRG	0214	I					I					Baud Rati	Baud Rate Generator Register	· Register				0000
12C2CON	0216	<b>I2CEN</b>	Ι	I2CSIDL SCLREL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
12C2STAT	0218	ACKSTAT TRSTAT	TRSTAT			I	BCL	GCSTAT	ADD10	IWCOL	12CPV	P_A	Ч	S	$R_{-}W$	RBF	TBF	0000
12C2ADD	021A	I					I					Address Register	Register					0000
12C2MSK	021C	I					I					Address Mask Register	isk Register					0000
Legend:	x = unknc	$\mathbf{x} = unknown  value  on  Reset,= unimplemented,  read$	Reset, — =	= unimplem	ented, read	as '0'. Res	et values a	as '0'. Reset values are shown in hexadecimal	r hexadecir	nal.								
Note:	The I2	The I2C1MSK register is not present in dev	gister is	not pres	ent in de∿	vices ma	vices marked "PS".	÷.										

 $\ensuremath{\textcircled{}^{\odot}}$  2006 Microchip Technology Inc.

<b>TABLE 3-12</b> :	-12:	UART1	UART1 REGISTER MAP	ER MAF														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	1	USIDL	IREN	RTSMD		UEN1	UENO	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL<1:0>	-<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISELO		UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	Ι	I	I								LART	UART Transmit Register	jister				XXXX
U1RXREG	0226	Ι	I	I								UART	UART Receive Register	lister				0000
U1BRG	0228							Baud	Rate Gene	Baud Rate Generator Prescaler	ıler							0000
Legend: ×=∪ TΔRIF3-13-	x = unk	x = unknown value on Reset, — = unimplemented, read 13. IIART2 RFGISTFR MAP	own value on Reset, — = unimplem	-= unimpler	nented, rea	ad as 'o'. Ré	as '0'. Reset values are shown in hexadecimal.	are shown	in hexade	cimal.								
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	1	NSIDL	IREN	RTSMD		UEN1	NENO	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL<1:0>	<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	<b>UTXISEL0</b>	I	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
UZTXREG	0234					Ι	I					UART '	UART Transmit Register	gister				XXXXX
UZRXREG	0236					Ι	I					UART	UART Receive Register	gister				0000
U2BRG	0238							Baud	Rate Gene	Baud Rate Generator Prescaler	ller							0000
Legend:	x = unk	$\mathbf{x} = unknown$ value on Reset, — = unimplemented, read	on Reset, —	- = unimpler	nented, reɛ	ad as 'o'. Ré	as 'o'. Reset values are shown in hexadecimal.	are shown	in hexade	cimal.								
<b>TABLE 3-14</b> :	-14:	SPI1 RE	SPI1 REGISTER MAP	RAP														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	Ι	SPISIDL	Ι		B	BUFELM<2:0>	~		SPIROV					SPITBF	SPIRBF	0000
SPI1CON1	0242		Ι	Ι	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	-	SPRE<2:0>		PPRE	PPRE<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL					Ι			Ι				FRMDLY	ENHBUF	0000
<b>SPI1BUF</b>	0248							SPI1 Trans	smit and Re	SPI1 Transmit and Receive Buffer Register	. Register							0000
Legend:	x = unk	$\mathbf{x} = unknown\ value\ on\ Reset, \ m = unimplemented, \ read$	on Reset, —	- = unimpler.	nented, res	ad as 'o'. Re	as '0'. Reset values are shown in hexadecimal.	are shown	in hexade	cimal.								
<b>TABLE 3-15</b> :	-15:	SPI2 RE	SPI2 REGISTER MAP	s MAP														
					ŀ		ľ											

		3 71 70																
SFR Name SFR Bit 15 Bit 14	SFR Addr	Bit 15	Bit 14	Bit 13 Bit 12 Bit	Bit 12	Bit 11	Bit 10 Bit 9	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT 0260 SPIEN	0260	SPIEN	Ι	SPISIDL			B	BUFELM<2:0>	^		SPIROV	I		1	I	SPITBF SPIRBF	SPIRBF	0000
SPI2CON1 0262	0262		Ι		DISSCK	DISSDO	DISSCK DISSDO MODE16 SMP		CKE	SSEN	CKP MSTEN	MSTEN		SPRE<2:0>		PPRE<1:0>	<1:0>	0000
<b>SPI2CON2</b>	0264	FRMEN	SPI2CON2 0264 FRMEN SPIFSD FRMPOL	FRMPOL						-	1			I		FRMDLY ENHBUF	ENHBUF	0000
SPI2BUF 0268	0268							SPI2 Trans	mit and Re	SPI2 Transmit and Receive Buffer Register	Register							0000
Legend:	× = un	known valu	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	— = unimpl€	emented, rε	ad as 'o'. F	teset values	are shown	in hexade	cimal.								

# dsPIC33F

DS70165B-page 62

© 2006 Microchip Technology Inc.

<b>TABLE 3-16:</b>		ADC1 F	REGIST	ADC1 REGISTER MAP	•													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data Buffer 0	Buffer 0								XXXX
AD1CON1	0320	ADON	Ι	ADSIDL	ADDMABM		AD12B	FORN	FORM<1:0>		SSRC<2:0>		I	MASMIS	ASAM	SAMP	CONV	0000
AD1CON2	0322		VCFG<2:0>		I	I	CSCNA	CHPS	CHPS<1:0>	BUFS	I		SMPI<3:0>	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	I	Ι	Ι		S	SAMC<4:0>			ADRC	1			ADCS<5:0>	<5:0>			0000
AD1CHS123	0326	I	I	Ι	I	I	CH123N	CH123NB<1:0>	CH123SB	-	Ι	I	I		CH123N	CH123NA<1:0>	CH123SA	0000
AD1CHS0	0328	CHONB	Ι	Ι		ō	CH0SB<4:0>			CHONA	1	I		0	CH0SA<4:0>	4		0000
AD1PCFGH	032A	PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG27 PCFG26	PCFG25	PCFG24	PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16	0000
AD1PCFGL	032C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSH	032E	CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24	CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16	0000
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	6SSD	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332				Ι	Ι			Ι		Ι		Ι			DMABL<2:0>	<0	0000
Reserved	0334- 033E				l								-			Ι	l	0000
Legend:	x = unkr	own value (	on Reset, –	– = unimple	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read		set values ;	are shown	as '0'. Reset values are shown in hexadecimal	mal.								

**Advance Information** 

<b>TABLE 3-17:</b>		ADC2 F	REGIST	ADC2 REGISTER MAP	•													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC2BUF0	0340								ADC Data Buffer 0	Buffer 0								XXXX
AD2CON1	0360	ADON	Ι	ADSIDL	ADDMABM	I	AD12B	FORN	FORM<1:0>		SSRC<2:0>		I	SIMSAM	ASAM	SAMP	CONV	0000
AD2CON2	0362		VCFG<2:0>		I	I	CSCNA	CHPS	CHPS<1:0>	BUFS	I		SMPI<3:0>	:3:0>		BUFM	ALTS	0000
AD2CON3	0364	I	Ι	Ι		Ś	SAMC<4:0>			ADRC	I			ADCS<5:0>	<5:0>			0000
AD2CHS123	0366		Ι		I	I	CH123NB<1:0>		CH123SB		I	I	I	I	CH123N	CH123NA<1:0>	CH123SA	0000
AD2CHS0	0368	CHONB	Ι		I		CHOSE	CH0SB<3:0>		CHONA	Ι	Ι	I		CHOS	CH0SA<3:0>		0000
Reserved	036A		Ι		I	I	I	I	I		Ι	Ι	I	I	Ι		Ι	0000
AD2PCFGL	036C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
Reserved	036E		Ι		I	I	I	I	I		I	I	I	I	Ι		Ι	0000
AD2CSSL	0370	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD2CON4	0372		Ι	Ι	I				Ι		Ι	Ι	I			DMABL<2:0>	<0	0000
Reserved	0374- 037E										I	I						0000
Legend:	x = unkne	own value c	on Reset,	- = unimple	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read $\mathbf{c}$	as '0'. Res	et values a	re shown i.	as '0'. Reset values are shown in hexadecimal	nal.								

DS70165B-page 63

TABLE 3-18:		ADC1	REGIST	ER MAF	ADC1 REGISTER MAP (FOR DE		S MARH	VICES MARKED "PS")	S")									
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data Buffer 0	Buffer 0								XXXX
ADC1BUF1	0302								ADC Data Buffer 1	Buffer 1								XXXX
ADC1BUF2	0304								ADC Data Buffer 2	Buffer 2								XXXX
ADC1BUF3	0306								ADC Data Buffer 3	Buffer 3								XXXX
ADC1BUF4	0308								ADC Data Buffer 4	Buffer 4								XXXX
ADC1BUF5	030A								ADC Data Buffer 5	Buffer 5								XXXX
ADC1BUF6	030C								ADC Data Buffer 6	Buffer 6								XXXX
ADC1BUF7	030E								ADC Data Buffer 7	Buffer 7								XXXX
ADC1BUF8	0310								ADC Data Buffer 8	Buffer 8								XXXX
ADC1BUF9	0312								ADC Data Buffer 9	Buffer 9								XXXX
ADC1BUFA	0314								ADC Data Buffer 10	Buffer 10								XXXX
ADC1BUFB	0316								ADC Data Buffer 11	Buffer 11								XXXX
ADC1BUFC	0318								ADC Data Buffer 12	Buffer 12								XXXX
ADC1BUFD	031A								ADC Data Buffer 13	Buffer 13								XXXX
ADC1BUFE	031C								ADC Data Buffer 14	Buffer 14								XXXX
ADC1BUFF	031E								ADC Data Buffer 15	Buffer 15								XXXX
AD1CON1	0320	ADON		ADSIDL	ADDMAEN		AD12B	FORN	FORM<1:0>		SSRC<2:0>		Ι	SIMSAM	ASAM	SAMP	CONV	0000
AD1CON2	0322	-	VCFG<2:0>		I		CSCNA	CHPS	CHPS<1:0>	BUFS	Ι		SMPI<3:0>	<3:0>		BUFM	ALTS	0000
AD1CON3	0324					Ś	SAMC<4:0>			ADRC	Ι			ADCS	ADCS<5:0>			0000
AD1CHS123	0326	Ι	Ι	Ι	-		CH123N	CH123NB<1:0>	CH123SB		Ι	Ι	Ι		CH123NA<1:0>	VA<1:0>	CH123SA	0000
AD1CHS0	0328	CHONB	Ι			CI	CH0SB<4:0>			CHONA	Ι	Ι		0	CH0SA<4:0>	<c< td=""><td></td><td>0000</td></c<>		0000
AD1PCFGH	032A	PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24	PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16	0000
AD1PCFGL	032C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSH	032E	CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24	CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16	0000
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
Reserved	0332- 033E			I	I										I		I	0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

# dsPIC33F

TABLE 3-19:		ADC2 R	EGISTI	ER MAP	REGISTER MAP (FOR DEVICES MARKED "PS")	EVICES	MARK	Sd., D3	(" ز									
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC2BUF0	0340								ADC Data Buffer 0	Buffer 0								XXXX
ADC2BUF1	0342								ADC Data Buffer 1	Buffer 1								XXXX
ADC2BUF2	0344								ADC Data Buffer 2	Buffer 2								XXXX
ADC2BUF3	0346								ADC Data Buffer 3	Buffer 3								XXXX
ADC2BUF4	0348								ADC Data Buffer 4	Buffer 4								XXXX
ADC2BUF5	034A								ADC Data Buffer 5	Buffer 5								XXXX
ADC2BUF6	034C								ADC Data Buffer 6	Buffer 6								XXXX
ADC2BUF7	034E								ADC Data Buffer 7	Buffer 7								XXXX
ADC2BUF8	0350								ADC Data Buffer 8	Buffer 8								XXXX
ADC2BUF9	0352								ADC Data Buffer 9	Buffer 9								XXXX
<b>ADC2BUFA</b>	0354								ADC Data Buffer 10	Buffer 10								XXXX
<b>ADC2BUFB</b>	0356								ADC Data Buffer 11	Buffer 11								XXXX
<b>ADC2BUFC</b>	0358								ADC Data Buffer 12	Buffer 12								XXXX
<b>ADC2BUFD</b>	035A								ADC Data Buffer 13	Buffer 13								XXXX
<b>ADC2BUFE</b>	035C								ADC Data Buffer 14	Buffer 14								XXXX
ADC2BUFF	035E								ADC Data Buffer 15	Buffer 15								XXXX
AD2CON1	0360	ADON		ADSIDL	ADDMAEN		AD12B	FORN	FORM<1:0>		SSRC<2:0>			SIMSAM	ASAM	SAMP	CONV	0000
AD2CON2	0362	1	VCFG<2:0>		I		CSCNA	CHPS	CHPS<1:0>	BUFS			SMPI<3:0>	:3:0>		BUFM	ALTS	0000
AD2CON3	0364			Ι		Ś	SAMC<4:0>			ADRC				ADCS	ADCS<5:0>			0000
AD2CHS123	0366						CH123NB<1:0>		CH123SB						CH123NA<1:0>	IA<1:0>	CH123SA	0000
AD2CHS0	0368	CHONB					CH0SB<3:0>	3<3:0>		CHONA					CH0S.	CH0SA<3:0>		0000
Reserved	036A	I		I	I	I	I	Ι	I		I	I	I		I	I	I	0000
<b>AD2PCFGL</b>	036C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
Reserved	036E				I													0000
AD2CSSL	0370	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
Reserved	0372- 037E				I	I		I	Ι	I	Ι		I	I			I	0000
Legend:	x = unkno	wn value oi	n Reset, —	- = unimpler	$\mathbf{x}$ = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal.	as 'o'. Res	et values a	re shown ii	n hexadecin	nal.								

© 2006 Microchip Technology Inc.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
_																		Keset
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW			I	I		AMODE<1:0>	:<1:0>	I		MODE<1:0>	:1:0>	0000
DMAOREQ	0382	FORCE	Ι	I		I	I		I	I			LF.	RQSEL<6:0>				0000
DMA0STA	0384								ST	STA<15:0>								0000
DMA0STB	0386								ST	STB<15:0>								0000
DMA0PAD	0388								ΡA	PAD<15:0>								0000
DMA0CNT (	038A	Ι		I	1	I	I					CNT	CNT<9:0>					0000
DMA1CON 038C	038C	CHEN	SIZE	DIR	HALF	NULLW	I	I	I	I	Ι	AMODE<1:0>	:<1:0>	Ι		MODE<1:0>	:1:0>	0000
DMA1REQ 038E		FORCE		I	1	I	1		1				1	IRQSEL<6:0>	_			0000
DMA1STA	0390								ST	STA<15:0>								0000
DMA1STB	0392								ST	STB<15:0>								0000
DMA1PAD	0394								ΡA	PAD<15:0>								0000
DMA1CNT	0396	I		I	1	I	I					CNT	CNT<9:0>					0000
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	I		I	I	Ι	AMODE<1:0>	:<1:0>	I	I	MODE<1:0>	:1:0>	0000
DMA2REQ (	039A	FORCE	Ι	I		I	I		1				4	IRQSEL<6:0>	_			0000
DMA2STA (	039C								ST	STA<15:0>								0000
DMA2STB (	039E								ST	STB<15:0>								0000
DMA2PAD (	03A0								ΡA	PAD<15:0>								0000
DMA2CNT (	03A2	Ι	Ι	I		I	I					CNT	CNT<9:0>					0000
DMA3CON 03A4		CHEN	SIZE	DIR	HALF	NULLW	Ι			Ι	Ι	AMODE<1:0>	:<1:0>	Ι	I	MODE<1:0>	:1:0>	0000
DMA3REQ (	03A6	FORCE	Ι	Ι		Ι	Ι		I	Ι			-IF	IRQSEL<6:0>	_			0000
DMA3STA (	03A8								ST	STA<15:0>								0000
DMA3STB (	03AA								ST	STB<15:0>								0000
DMA3PAD (	03AC								ΡA	PAD<15:0>								0000
DMA3CNT (	03AE	Ι	Ι	I		I	I					CNT	CNT<9:0>					0000
DMA4CON (	03B0	CHEN	SIZE	DIR	HALF	NULLW	I	I	I		Ι	AMODE<1:0>	:<1:0>	I		MODE<1:0>	:1:0>	0000
DMA4REQ (	03B2	FORCE	Ι	Ι	Ι	Ι	Ι		Ι	Ι			ΙĿ	IRQSEL<6:0>				0000
DMA4STA (	03B4								ST	STA<15:0>								0000
DMA4STB (	03B6								ST	STB<15:0>								0000
DMA4PAD (	03B8								ΡA	PAD<15:0>								0000
DMA4CNT (	03BA					Ι						CNT	CNT<9:0>					0000
DMA5CON (	03BC	CHEN	SIZE	DIR	HALF	NULLW	Ι				Ι	AMODE<1:0>	:<1:0>			MODE<1:0>	:1:0>	0000
DMA5REQ (	03BE	FORCE		Ι		Ι	Ι		Ι	Ι			ΙĿ	RQSEL<6:0>				0000
DMA5STA (	03C0								ST	STA<15:0>								0000
DMA5STB (	03C2								ST	STB<15:0>								0000

# dsPIC33F

DS70165B-page 66

<b>TABLE 3-20:</b>	-20:		REGIS	TER M.	DMA REGISTER MAP (CONTIN	NTINUED)	D)											
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA5PAD	03C4								ΡA	PAD<15:0>								0000
<b>DMA5CNT</b>	03C6			Ι	Ι	Ι	I					CNT<9:0>	<0:6>					0000
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	I		I	Ι	Ι	AMODE<1:0>	<1:0>	Ι	Ι	MODE<1:0>		0000
DMA6REQ	03CA	FORCE		Ι	Ι	Ι	I		I	Ι			Ч	IRQSEL<6:0>				0000
DMA6STA	03CC								S	STA<15:0>								0000
DMA6STB	03CE								ST	STB<15:0>								0000
DMA6PAD	03D0								ΡA	PAD<15:0>								0000
DMA6CNT	03D2	I		Ι	Ι	Ι	I					CNT<	CNT<9:0>					0000
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	I		I	Ι	Ι	AMODE<1:0>	<1:0>	Ι	I	MODE<1:0>		0000
<b>DMA7REQ</b>	03D6	FORCE		Ι	Ι	Ι	I		I	Ι			Ч	IRQSEL<6:0>				0000
DMA7STA	03D8								SI	STA<15:0>								0000
DMA7STB	03DA								SI	STB<15:0>								0000
DMA7PAD	03DC								ΡA	PAD<15:0>								0000
DMA7CNT	03DE	Ι			Ι							CNT<9:0>	<0:6>					0000
DMACS0	03E0	PWCOL7	PWCOL7 PWCOL6 PWCOL5	PWCOL5	PWCOL4	PWCOL3	PWCOL2 PWCOL1 PWCOL0	PWCOL1		XWCOL7	XWCOL6	XWCOL5 XWCOL4	XWCOL4	XWCOL3	XWCOL2	XWCOL1 >	XWCOL0	0000
DMACS1	03E2	I	I	I	Ι		LSTCH<3:0>	<3:0>		PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4								DSA	DSADR<15:0>								0000
Legend:	ר    	Inimpleme	nted, read	as '0'. Res	et values a	= unimplemented, read as '0'. Reset values are shown in hexadecimal	hexadecim	al.										

TABLE 3-21:	-21:	DMA		SISTER	<b>REGISTER MAP FOR DEVICES MARKED "PS</b> "	R DEVIC	ES MAR	KED "P	S"									
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMACSO	03BC	Ι	Ι	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	<b>PWCOL0</b>	1	1	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMA0CON	0380	CHEN	SIZE	DIR	HALF	AMODE	Ι	MODE<1:0>	<1:0>	FORCE				IRQSEL<6:0>	:0>			007F
<b>DMA0STA</b>	0382								STA<	STA<15:0>								0000
DMA0STB	0384								STB<	STB<15:0>								0000
DMA0PAD	0386								PAD<15:0>	15:0>								0000
DMA0CNT	0388		Ι		Ι	Ι						Ö	CNT<9:0>					0000
DMA1CON	038A	CHEN	SIZE	DIR	HALF	AMODE	Ι	MODE<1:0>	<1:0>	FORCE				IRQSEL<6:0>	:0>			007F
DMA1STA	038C								STA<15:0>	15:0>								0000
DMA1STB	038E								STB<15:0>	15:0>								0000
DMA1PAD	0390								PAD<	PAD<15:0>								0000
DMA1CNT	0392			I	Ι	I						Ö	CNT<9:0>					0000
DMA2CON	0394	CHEN	SIZE	DIR	HALF	AMODE	Ι	MODE<1:0>	<1:0>	FORCE				IRQSEL<6:0>	:0>			007F
DMA2STA	0396								STA<	STA<15:0>								0000
DMA2STB	0398								STB<	STB<15:0>								0000
DMA2PAD	039A								PAD<15:0>	15:0>								0000
DMA2CNT	039C			Ι	Ι	Ι	Ι					S	CNT<9:0>					0000
DMA3CON	039E	CHEN	SIZE	DIR	HALF	AMODE	Ι	MODE<1:0>	<1:0>	FORCE				IRQSEL<6:0>	:0>			007F
DMA3STA	03A0								STA<15:0>	15:0>								0000
DMA3STB	03A2								STB<	STB<15:0>								0000
DMA3PAD	03A4								PAD<	PAD<15:0>								0000
DMA3CNT	03A6				Ι	Ι	Ι					CN	CNT<9:0>					0000
DMA4CON	03A8	CHEN	SIZE	DIR	HALF	AMODE	Ι	MODE<1:0>	<1:0>	FORCE				IRQSEL<6:0>	:0>			007F
DMA4STA	03AA								STA<	STA<15:0>								0000
DMA4STB	03AC								STB<	STB<15:0>								0000
DMA4PAD	03AE								PAD<15:0>	15:0>								0000
DMA4CNT	03B0			Ι	Ι	Ι	Ι					S	CNT<9:0>					0000
DMA5CON	03B2	CHEN	SIZE	DIR	HALF	AMODE		MODE<1:0>	<1:0>	FORCE				IRQSEL<6:0>	<0>			007F
DMA5STA	03B4								STA<15:0>	15:0>								0000
DMA5STB	03B6								STB<	STB<15:0>								0000
DMA5PAD	03B8								PAD<	PAD<15:0>								0000
<b>DMA5CNT</b>	03BA											CN	CNT<9:0>					0000
Legend:	= UI	nimpleme	ented, re	ad as '0'. Re	set values a	= unimplemented, read as 'o'. Reset values are shown in hexadecimal	hexadecima	-i										

IABLE 3-22:       File Name	dr	Bit 15	Bit 14	Bit 13	ECAN1 REGISIER MAP WHEN Bit 15 Bit 14 Bit 13 Bit 12		Bit 10	C1C1RL1.WIN = 0 OK Bit 11   Bit 10   Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII
																		SIBSBU
C1CTRL1	0400		Ι	CSIDL	ABAT	CANCKS		REQOP<2:0>	4	0	OPMODE<2:0>	<0		CANCAP		Ι	WIN	0480
C1CTRL2	0402	I	Ι	Ι	I	Ι	Ι	I	I	Ι	Ι	Ι			DNCNT<4:0>	_		0000
C1VEC	0404	1	Ι	1			FILHIT<4:0>			Ι				ICODE<6:0>	4			0000
C1FCTRL	0406		DMABS<2:0>	6	1	Ι	Ι	Ι	Ι	Ι		Ι			FSA<4:0>			0000
C1FIFO	0408	I	I		-	FBP	FBP<5:0>			Ι	1			FNRE	FNRB<5:0>			0000
C1INTF	040A	1	1	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	1	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C		1	1		Ι	Ι	Ι	Ι	IVRIE	WAKIE	ERRIE	1	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E				TERRCNT	:NT<7:0>							RERRCNT<7:0>	NT<7:0>				0000
C1CFG1	0410	I	Ι	Ι	I	Ι	I	Ι	Ι	MLS	SJW<1:0>			BRP	BRP<5:0>			0000
C1CFG2	0412	I	WAKFIL	Ι	Ι	Ι		SEG2PH<2:0>	6	<b>SEG2PHTS</b>	S SAM		SEG1PH<2:0>	2:0>		PRSEG<2:0>	4	0000
C1FEN1	0414	FLTEN15	5 FLTEN14	FLTEN13	FLTEN12	ELTEN11	I FLTEN10	0 FLTEN9	FLTEN8	FLTEN7	FLTEN6	5 FLTEN5	5 FLTEN4	<b>FLTEN3</b>	FLTEN2	<b>FLTEN1</b>	FLTENO	0000
C1FMSKSEL1	0418		F7MSK<1:0>	F6MS	F6MSK<1:0>	F5M	F5MSK<1:0>	F4MS	F4MSK<1:0>	F3MS	F3MSK<1:0>	F2MS	F2MSK<1:0>	F1MS	F1MSK<1:0>	FOMS	F0MSK<1:0>	0000
C1FMSKSEL2 041A	041A		F15MSK<1:0>	F14M	F14MSK<1:0>	F13M	F13MSK<1:0>	F12M	F12MSK<1:0>	F11MS	F11MSK<1:0>	F10M	F10MSK<1:0>	F9MS	F9MSK<1:0>	F8MS	F8MSK<1:0>	0000
Legend:	– = unin	nplementer	d, read as 'c	o'. Reset va	= unimplemented, read as '0'. Reset values are shown		in hexadecimal.											
<b>TABLE 3-23</b> :		ECAN1	REGIS.	TER MA	ECAN1 REGISTER MAP WHEN		C1CTRL1.WIN	0 <b>= N</b>										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							See	definition	See definition when WIN = $x$	×							
C1RXFUL1	0420 R	RXFUL15	RXFUL14	<b>RXFUL13</b>	RXFUL12	RXFUL11	RXFUL10	<b>RXFUL9</b>	<b>RXFUL8</b>	<b>RXFUL7</b>	<b>RXFUL6</b>	<b>RXFUL5</b>	<b>RXFUL4</b>	<b>RXFUL3</b>	<b>RXFUL2</b>	RXFUL1	<b>RXFULO</b>	0000
C1RXFUL2	0422 R	RXFUL31	RXFUL30	RXFUL29	RXFUL28	<b>RXFUL27</b>	RXFUL26	RXFUL25	<b>RXFUL24</b>	RXFUL23	RXFUL22	RXFUL21	RXFUL20	<b>RXFUL19</b>	RXFUL18	<b>RXFUL17</b>	<b>RXFUL16</b>	0000
C1RXOVF1	0428 R	3XOVF15	RXOVF14	RXOVF13	RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11	RXOVF11	RXOVF10	<b>RXOVF9</b>	<b>RXOVF8</b>	<b>RXOVF7</b>	<b>RXOVF6</b>	<b>RXOVF5</b>	<b>RXOVF4</b>	<b>RXOVF3</b>	<b>RXOVF2</b>	<b>RXOVF1</b>	<b>RXOVF0</b>	0000
C1RXOVF2	042A R	RXOVF31	RXOVF30	RXOVF29	RXOVF30 RXOVF29 RXOVF28 RXOVF27		RXOVF26	RXOVF25	RXOVF24	RXOVF26 RXOVF25 RXOVF24 RXOVF23 RXOVF22		RXOVF21	RXOVF20	RXOVF19 RXOVF18	RXOVF18		RXOVF17 RXOVF16	0000
C1TR01CON	0430	TXEN1	TX ABT1	TX LARB1	TX ERR1	TX REQ1	RTREN1	TX1PRI<1:0>	l<1:0>	TXEN0	TX ABAT0	TX LARB0	TX ERRO	TX REQ0	RTREN0	TX0PI	TX0PRI<1:0>	0000
C1TR23CON	0432	TXEN3	TX ABT3	TX LARB3	TX ERR3	TX REQ3	RTREN3	TX3PRI<1:0>	l<1:0>	TXEN2	TX ABAT2	TX LARB2	TX ERR2	TX REQ2	RTREN2	TX2PI	TX2PRI<1:0>	0000
C1TR45CON	0434	TXEN5	TX ABT5	TX LARB5	TX ERR5	TX REQ5	RTREN5	TX5PRI<1:0>	l<1:0>	TXEN4	TX ABAT4	TX LARB4	TX ERR4	TX REQ4	RTREN4	TX4PI	TX4PRI<1:0>	0000
					i						 							

#### . .

Legend:

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

XXXX

XXXX

TX6PRI<1:0>

**RTREN6** 

TX REQ6

TX ERR6

TX LARB6

TX ABAT6

TXEN6

TX7PRI<1:0>

**RTREN7** 

TX REQ7

TX ERR7

TX LARB7

TX 4BT7

TXEN7

0436

C1TR67CON

0440 0442

C1RXD C1TXD

Received Data Word Transmit Data Word

© 2006 Microchip Technology Inc.

Interview         Adds         Bit is	<b>TABLE 3-24:</b>		ECAN1 REGISTER MAP WHEN	EGIST	ER MA	P WHE	N C1C	C1CTRL1.WIN =	/IN = 1										
00000         FIGPP-GID         FIGP-GID         FIGP-GID         FIGP-GID         FIGP-GID         FIGP-GID         FIGP-GID         FIGP-GID         FIGP-GID         FIGP-GID         FIGD-GID         <	File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0400         EBP-G10.         FBP-G10.         FBP-G10. <th< th=""><th></th><th>0400- 041E</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>See definiti</th><th>ion when M</th><th>IN = x</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></th<>		0400- 041E								See definiti	ion when M	IN = x							
0 022         FPB-G40.         FBB-G40.         FBB-G40. <t< td=""><td>C1BUFPNT1</td><td>0420</td><td></td><td>F3BP.</td><td>&lt;3:0&gt;</td><td></td><td></td><td>F2BP.</td><td>&lt;3:0&gt;</td><td></td><td></td><td>F1BP.</td><td>&lt;3:0&gt;</td><td></td><td></td><td>FOBP</td><td>&lt;3:0&gt;</td><td></td><td>0000</td></t<>	C1BUFPNT1	0420		F3BP.	<3:0>			F2BP.	<3:0>			F1BP.	<3:0>			FOBP	<3:0>		0000
Independent         F10BP-G10.         F10BP-G10.        F10BP-G	C1BUFPNT2	0422		F7BP.	<3:0>			F6BP.	<3:0>			F5BP.	<3:0>			F4BP	<3:0>		0000
0406         F18PeX10.         F18PeX10.         F18PeX10.         F13PeX30.           0401         0	C1BUFPNT3	0424		F12BF	<3:0>			F10BF	<3:0>			F9BP.	<3:0>			F8BP	<3:0>		0000
0400         010000         010	C1BUFPNT4	0426		F15BF	<3:0>			F14BF	<3:0>			F13BF	<3:0>			F12BF	<3:0>		0000
042         ED         E	C1RXM0SID	0430				SID<`	10:3>					SID<2:0>			MIDE	1	EID<1	7:16>	XXXX
044044 $EID<IIDIIDIIDIIDIIDIID1044EID<$	C1RXM0EID	0432				EID<`	15:8>							EID<	2:0>				XXXX
0 (46)         EID-(158)         EID-(158)         EID-(176)         I           0 (43)         EID-(158) $1 - 1$ $1 $	C1RXM1SID	0434				SID<`	10:3>					SID<2:0>			MIDE		EID<1	7:16>	XXXX
0         0430         Discrito.         Electrito.         Electrito.           0         0434         Electrito.         Electrito.         Electrito.           0         0434         Electrito.         Electrito.         Electrito.           0         0440         Siloc.200         0.1         Electrito.         Electrito.           0         0440         Siloc.200         0.1         Electrito.         Electrito.           0         0440         Siloc.200         Siloc.200         0.1         Electrito.         Electrito.           0         0440         Siloc.200         Siloc.200         Siloc.200         Electrito.         Electrito.           0         0440         Siloc.200         Siloc.200         Electrito.         Electrito.         Electrito.           0         0440         Siloc.200         Siloc.200	C1RXM1EID	0436				EID<`	15:8>							EID<	2:0>				XXXX
0 404         EIDe/T03-         EIDe/T03-         EIDe/T03-         EIDe/T16-         E	C1RXM2SID	0438				SID<`	10:3>					SID<2:0>			MIDE		EID<1	7:16>	XXXX
040         510-3         5	C1RXM2EID	043A				EID<	15:8>							EID<	2:0>				XXXX
042044EIPC/TGb <th< td=""><td>C1RXF0SID</td><td>0440</td><td></td><td></td><td></td><td>SID&lt;`</td><td>10:3&gt;</td><td></td><td></td><td></td><td></td><td>SID&lt;2:0&gt;</td><td></td><td>Ι</td><td>EXIDE</td><td>I</td><td>EID&lt;1</td><td>7:16&gt;</td><td>XXXX</td></th<>	C1RXF0SID	0440				SID<`	10:3>					SID<2:0>		Ι	EXIDE	I	EID<1	7:16>	XXXX
044         DBC-20-         EID	C1RXF0EID	0442				EID<	15:8>							EID<	7:0>				XXXX
046046EIDE	C1RXF1SID	0444				SID<`	10:3>					SID<2:0>			EXIDE	I	EID<1	7:16>	XXXX
048         048         010 <td>C1RXF1EID</td> <td>0446</td> <td></td> <td></td> <td></td> <td>EID&lt;</td> <td>15:8&gt;</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>EID&lt;</td> <td>2:0&gt;</td> <td></td> <td></td> <td></td> <td>XXXX</td>	C1RXF1EID	0446				EID<	15:8>							EID<	2:0>				XXXX
040041 $EIDC103$ $EIDC103$ $EIDC103$ $EIDC103$ $EIDC103$ $EIDC104$ $EIDC10$	C1RXF2SID	0448				SID<`	10:3>					SID<2:0>			EXIDE	Ι	EID<1	7:16>	XXXX
040         040         010 <td>C1RXF2EID</td> <td>044A</td> <td></td> <td></td> <td></td> <td>EID&lt;</td> <td>15:8&gt;</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>EID&lt;;</td> <td>2:0&gt;</td> <td></td> <td></td> <td></td> <td>XXXX</td>	C1RXF2EID	044A				EID<	15:8>							EID<;	2:0>				XXXX
04E $ELC7(3.5)$ </td <td>C1RXF3SID</td> <td>044C</td> <td></td> <td></td> <td></td> <td>SID&lt;</td> <td>10:3&gt;</td> <td></td> <td></td> <td></td> <td></td> <td>SID&lt;2:0&gt;</td> <td></td> <td> </td> <td>EXIDE</td> <td>Ι</td> <td>EID&lt;1</td> <td>7:16&gt;</td> <td>XXXX</td>	C1RXF3SID	044C				SID<	10:3>					SID<2:0>			EXIDE	Ι	EID<1	7:16>	XXXX
0400         DEC4:03         SIDE-0.3         SIDE-0.3         EIDE-7:16         EIDE-7:	C1RXF3EID	044E				EID<	15:8>							EID<;	2:0>				XXXX
04320432EIDE-T63.04340434SIDE (153)EIDE-T3.0456SIDE (153)SIDE (153)EIDE-T3.0456EIDE (153)SIDE (153)EIDE-T3.0457SIDE (153)SIDE (153)SIDE (153)0458SIDE (153)SIDE (153)SIDE (153)0450SIDE (153)SIDE (153)SIDE (153)0450SIDE (153)SIDE (153)SIDE (153)0450SIDE (153)SIDE (153)SIDE (153)0460SIDE (153)SIDE (153)SIDE (153)0461SIDE (153)SIDE (153)SIDE (153)0462SIDE (153)SIDE (153)SIDE (153)0463SIDE (153)SIDE (153)SIDE (153)0464SIDE (153)SIDE (153)SIDE (153)0465SIDE (153)SIDE (153)SIDE (153)0466SIDE (153)SIDE (153)SIDE (153)0466	C1RXF4SID	0450				SID<	10:3>					SID<2:0>			EXIDE	Ι	EID<1	7:16>	XXXX
0454         0454         SID         SID </td <td>C1RXF4EID</td> <td>0452</td> <td></td> <td></td> <td></td> <td>EID&lt;</td> <td>15:8&gt;</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>EID&lt;;</td> <td>2:0&gt;</td> <td></td> <td></td> <td></td> <td>XXXX</td>	C1RXF4EID	0452				EID<	15:8>							EID<;	2:0>				XXXX
0456 $EID<47:0$ $EID<7:0$ 0458 $0.468$ $SID<103>$ $SID<103$	C1RXF5SID	0454				SID<`	10:3>					SID<2:0>			EXIDE	Ι	EID<1	7:16>	XXXX
0458         Discristion         Discrittion         Discristion	C1RXF5EID	0456				EID<	15:8>							EID<;	7:0>				XXXX
0454 $EID<<EID<EID$	C1RXF6SID	0458				SID<	10:3>					SID<2:0>			EXIDE	Ι	EID<1	7:16>	XXXX
045C045C $CEXUEEXUECEXUECEUC17:65C045CCEUC15:35EIC-1:25EIC-1:25EIC-1:15CCC$	C1RXF6EID	045A				EID<	15:8>							EID<;	2:0>				XXXX
045E         EID         EID </td <td>C1RXF7SID</td> <td>045C</td> <td></td> <td></td> <td></td> <td>SID&lt;</td> <td>10:3&gt;</td> <td></td> <td></td> <td></td> <td></td> <td>SID&lt;2:0&gt;</td> <td></td> <td> </td> <td>EXIDE</td> <td> </td> <td>EID&lt;1</td> <td>7:16&gt;</td> <td>XXXX</td>	C1RXF7SID	045C				SID<	10:3>					SID<2:0>			EXIDE		EID<1	7:16>	XXXX
0460         SID         SID <td>C1RXF7EID</td> <td>045E</td> <td></td> <td></td> <td></td> <td>EID&lt;</td> <td>15:8&gt;</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>EID&lt;;</td> <td>2:0&gt;</td> <td></td> <td></td> <td></td> <td>XXXX</td>	C1RXF7EID	045E				EID<	15:8>							EID<;	2:0>				XXXX
0462EIDEIDEIDEIDFID	C1RXF8SID	0460				SID<	10:3>					SID<2:0>			EXIDE	Ι	EID<1	7:16>	XXXX
0464         SID<10:3         SID<2:0         EXIDE         EXIDE         ID         EID<17:16>           0466         0466         EID<15:8	C1RXF8EID	0462				EID<	15:8>							EID<;	2:0>				XXXX
0466         EID         EID <td>C1RXF9SID</td> <td>0464</td> <td></td> <td></td> <td></td> <td>SID&lt;</td> <td>10:3&gt;</td> <td></td> <td></td> <td></td> <td></td> <td>SID&lt;2:0&gt;</td> <td></td> <td> </td> <td>EXIDE</td> <td>Ι</td> <td>EID&lt;1</td> <td>7:16&gt;</td> <td>XXXX</td>	C1RXF9SID	0464				SID<	10:3>					SID<2:0>			EXIDE	Ι	EID<1	7:16>	XXXX
0468         SID<10:3>         SID<2:0>         -         EXIDE         -         EID<17:16>           046A         EID<15:8>         EID<15:8>         EID<17:16>         -         EID<17:16>         <	C1RXF9EID	0466				EID<	15:8>							EID<;	2:0>				XXXX
046A         EID<15:8>         EID<7:0>           046C         SID<10:3>         SID<2:0>         EID<7:0>	C1RXF10SID	0468				SID<	10:3>					SID<2:0>			EXIDE	Ι	EID<1	7:16>	XXXX
046C SID<10:3> SID<10:3> - EXIDE - EID<17:16>	C1RXF10EID	046A				EID<	15:8>							EID<:	<0:7				XXXX
	C1RXF11SID	046C				SID<	10:3>					SID<2:0>			EXIDE	Ι	EID<1	7:16>	XXXX

dsPIC33F

DS70165B-page 70

 $\ensuremath{\textcircled{}^{\odot}}$  2006 Microchip Technology Inc.

<b>TABLE 3-24:</b>																			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 E	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
C1RXF11EID	046E				EID<15:8>	5:8>								EID<7:0>					XXXX
C1RXF12SID	0470				SID<10:3>	):3>					SID<2:0>	~			EXIDE		EID<17:16>	:16>	XXXX
C1RXF12EID	0472				EID<15:8>	5:8>								EID<7:0>					XXXX
C1RXF13SID	0474				SID<10:3>	):3>					SID<2:0>	6			EXIDE	1	EID<17:16>	:16>	XXXX
C1RXF13EID	0476				EID<15:8>	5:8>								EID<7:0>					XXXX
C1RXF14SID	0478				SID<10:3>	):3>					SID<2:0>	6			EXIDE	I	EID<17:16>	:16>	XXXX
C1RXF14EID	047A				EID<15:8>	5:8>								EID<7:0>					XXXX
C1RXF15SID	047C				SID<10:3>	):3>					SID<2:0>	6			EXIDE	I	EID<17:16>	:16>	XXXX
C1RXF15EID	047E				EID<15:8>	5:8>								EID<7:0>					XXXX
Legend: ×= ∪ TABLE 3-25:	. EC	AN2 R	Reset, —: EGISTI	= unimplem	<ul> <li>x = unknown value on Reset, — = unimplemented, read</li> <li>25: ECAN2 REGISTER MAP WHEN</li> </ul>	d as '0'. Rf	eset valu RL1.V	as '0'. Reset values are shown in hexadecimal C2CTRL1.WIN = 0 OR 1	own in hey OR 1	adecimal.									
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11		Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C2CTRL1	0500			CSIDL	ABAT	CANCKS	KS	REQ	REQOP<2:0>		OPA	OPMODE<2:0>	٨		CANCAP			MIN	0480
C2CTRL2	0502	Ι	Ι	Ι	Ι	Ι					-	Ι	Ι			DNCNT<4:0>	<0		0000
C2VEC	0504						FILHIT<4:0>	<4:0>							ICODE<6:0>	-0			0000
C2FCTRL	0506		DMABS<2:0>	~	Ι						I	I				FSA<4:0>	^		0000
C2FIFO	0508					FB	FBP<5:0>				Ι				FNR	FNRB<5:0>			0000
C2INTF	050A		Ι	TXBO	TXBP	RXBP		TXWAR R	RXWAR E	EWARN	IVRIF	WAKIF	ERRIF	Ι	FIFOIF	RBOVIF	RBIF	TBIF	0000
C2INTE	050C	Ι	Ι	Ι	Ι						IVRIE	WAKIE	ERRIE	Ι	FIFOIE	RBOVIE	RBIE	TBIE	0000
C2EC	050E				TERRC	TERRCNT<7:0>								RERRC	RERRCNT<7:0>				0000
C2CFG1	0510	I								I	SJW<1:0>	1:0>			BRF	BRP<5:0>			0000
	2-22											٢ſ	20.12						

FLTEN2 FLTEN1 FLTEN0

**FLTEN3** 

FLTEN5 FLTEN4

SAM FLTEN6

FLTEN9 FLTEN8

FLTEN10

FLTEN11

FLTEN13 FLTEN12

WAKFIL FLTEN14

FLTEN15

0514

C2FEN1

0512

C2CFG2

0518 051A

SEG2PHTS FLTEN7

SEG2PH<2:0>

F2MSK<1:0> F10MSK<1:0>

F3MSK<1:0> F11MSK<1:0>

F4MSK<1:0> F12MSK<1:0>

F5MSK<1:0> F13MSK<1:0>

F6MSK<1:0> F14MSK<1:0>

F7MSK<1:0> F15MSK<1:0>

C2FMSKSEL1 C2FMSKSEL2

Legend:

— = unimplemented, read as '0'. Reset values are shown in hexadecimal.

SEG1PH<2:0>

PRSEG<2:0>

F0MSK<1:0> F8MSK<1:0>

F1MSK<1:0> F9MSK<1:0>

<b>TABLE 3-26:</b>	26:	ECAN2	REGIS	TER M/	ECAN2 REGISTER MAP WHEN		C2CTRL1.WIN	<b>N</b> = 0										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500- 051E							See	See definition when WIN	when WIN	×							
C2RXFUL1	0520	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	<b>RXFUL9</b>	<b>RXFUL8</b>	<b>RXFUL7</b>	<b>RXFUL6</b>	<b>RXFUL5</b>	<b>RXFUL4</b>	<b>RXFUL3</b>	<b>RXFUL2</b>	RXFUL1	RXFULO	0000
C2RXFUL2	0522	RXFUL31	RXFUL30	<b>RXFUL29</b>	RXFUL28	RXFUL27	RXFUL26	RXFUL25	<b>RXFUL24</b>	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C2RXOVF1	0528	RXOVF15	<b>RXOVF14</b>	RXOVF13	RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11	RXOVF11	RXOVF10	RXOVF10 RXOVF09 RXOVF08 RXOVF7	RXOVF08		<b>RXOVF6</b>	<b>RXOVF5</b>	RXOVF4	<b>RXOVF3</b>	<b>RXOVF2</b>	<b>RXOVF1</b>	<b>RXOVF0</b>	0000
C2RXOVF2	052A	RXOVF31	RXOVF30	RXOVF29	052A RXOVF31 RXOVF30 RXOVF29 RXOVF28 RXOVF27	RXOVF27	RXOVF26	RXOVF26 RXOVF25 RXOVF24 RXOVF23 RXOVF22	<b>RXOVF24</b>	RXOVF23	RXOVF22		RXOVF20	RXOVF19	RXOVF18	RXOVF21 RXOVF20 RXOVF19 RXOVF18 RXOVF17 RXOVF16	RXOVF16	0000
C2TR01CON	0530	TXEN1	TX ABAT1	TX LARB1	TX ERR1	TX REQ1	RTREN1	TX1PRI<1:0>	l<1:0>	TXEN0	TX ABAT0	TX LARB0	TX ERRO	TX REQ0	RTRENO	TX0PRI<1:0>	l<1:0>	0000
C2TR23CON	0532	TXEN3	TX ABAT3	TX LARB3	TX ERR3	TX REQ3	RTREN3	TX3PRI<1:0>	l<1:0>	TXEN2	TX ABAT2	TX LARB2	TX ERR2	TX REQ2	RTREN2	TX2PRI<1:0>	<1:0>	0000
C2TR45CON	0534	TXEN5	TX ABAT5	TX LARB5	TX ERR5	TX REQ5	RTREN5	TX5PRI<1:0>	l<1:0>	TXEN4	TX ABAT4	TX LARB4	TX ERR4	TX REQ4	RTREN4	TX4PRI<1:0>	<1:0>	0000
C2TR67CON	0536	TXEN7	TX ABAT7	TX LARB7	TX ERR7	TX REQ7	RTREN7	TX7PRI<1:0>	l<1:0>	TXEN6	TX ABAT6	TX LARB6	TX ERR6	TX REQ6	RTREN6	TX6PRI<1:0>	k1:0>	XXXX
C2RXD	0540								Recieved Data Word	Data Word								XXXX
C2TXD	0542								Transmit Data Word	Data Word								XXXX
Legend:	x = unkr	iown value	on Reset, -	– = unimpl	$\mathbf{x} = unknown  value  on  Reset,= unimplemented,  read$		teset values	as 'o'. Reset values are shown in hexadecimal	in hexadec.	imal.								
<b>TABLE 3-27</b> :	27:	ECAN2	REGIS	TER M/	ECAN2 REGISTER MAP WHEN		C2CTRL1.WIN	<b>N</b> = 1	-			·				·		
File Name	Addr	dr Bit 15	15 Bit 14	4 Bit 13	3 Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 B	Bit 0 Re	All Resets
	0500- 051E	-0 <u>–</u>						Šē	e definitior	See definition when WIN = $x$	× =							
C2BUFPNT1	0520	20	Ę	F3BP<3:0>			F2BP	F2BP<3:0>			F1BP<3:0>	3:0>			F0BP<3:0>	3:0>	0	0000
C2BUFPNT2	0522	22	F7	F7BP<3:0>			F6BP	F6BP<3:0>			F5BP<3:0>	3:0>			F4BP<3:0>	3:0>	0	0000
C2BUFPNT3	0524	24	F1:	F12BP<3:0>			F10BF	F10BP<3:0>			F9BP<3:0>	3:0>			F8BP<3:0>	3:0>	0	0000
C2BUFPNT4	0526	26	F1:	F15BP<3:0>			F14BF	F14BP<3:0>			F13BP<3:0>	3:0>			F12BP<3:0>	3:0>	0	0000
<b>C2RXM0SID</b>	0530	30			SID<1	<10:3>				.,	SID<2:0>		I	MIDE		EID<17:16>		XXXX
<b>C2RXM0EID</b>	0532	32			EID	EID<15:8>							EID<7:0>	^			x	XXXX
C2RXM1SID	0534	34			SID<1	<10:3>				.,	SID<2:0>		I	MIDE		EID<17:16>		XXXX
C2RXM1EID	0536	36			EID<1	<15:8>							EID<7:0>	<u>^</u>			×	XXXX

dsPIC33F

© 2006 Microchip Technology Inc.

0540

0542 0544

0538 053A

C2RXM2SID C2RXM2EID C2RXF0SID C2RXF0SID C2RXF1SID C2RXF1SID

XXXX

EID<17:16>

I

EXIDE

T

SID<2:0>

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

XXXX

EID<17:16>

I

EXIDE

I

SID<2:0>

EID<7:0>

EID<7:0>

XXXX XXXX

EID<17:16>

MIDE

I

SID<2:0>

SID<10:3>

EID<15:8>

SID<10:3> EID<15:8> SID<10:3>

<b>TABLE 3-27:</b>		ECANZ REGISTER MAP WHEN	יוסוי							טרעי								
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C2RXF1EID	0546				EID<1	15:8>							EID<7:0>	<0>				XXXX
<b>C2RXF2SID</b>	0548				SID<	SID<10:3>					SID<2:0>		—	EXIDE	Ι	EID<1	EID<17:16>	XXXX
<b>C2RXF2EID</b>	054A				EID<1	15:8>							EID<7:0>	<0:				XXXX
C2RXF3SID	054C				SID<	SID<10:3>					SID<2:0>		I	EXIDE	Ι	EID<1	EID<17:16>	XXXX
C2RXF3EID	054E				EID<	EID<15:8>							EID<7:0>	<0:				XXXX
C2RXF4SID	0550				SID<	SID<10:3>					SID<2:0>		I	EXIDE	Ι	EID<1	EID<17:16>	XXXX
C2RXF4EID	0552				EID<	EID<15:8>							EID<7:0>	<0:				XXXX
C2RXF5SID	0554				SID<	SID<10:3>					SID<2:0>		-	EXIDE	Ι	EID<1	EID<17:16>	XXXX
<b>C2RXF5EID</b>	0556				EID<15:8>	15:8>							EID<7:0>	<0:				XXXX
C2RXF6SID	0558				SID<	SID<10:3>					SID<2:0>		-	EXIDE	Ι	EID<1	EID<17:16>	XXXX
<b>C2RXF6EID</b>	055A				EID<	EID<15:8>							EID<7:0>	<0:				XXXX
C2RXF7SID	055C				SID<	SID<10:3>					SID<2:0>		-	EXIDE	Ι	EID<1	EID<17:16>	XXXX
C2RXF7EID	055E				EID<	EID<15:8>							EID<7:0>	<0>				XXXX
C2RXF8SID	0560				SID<	SID<10:3>					SID<2:0>		-	EXIDE	I	EID<1	EID<17:16>	XXXX
<b>C2RXF8EID</b>	0562				EID<	EID<15:8>							EID<7:0>	<0>				XXXX
C2RXF9SID	0564				SID<	SID<10:3>					SID<2:0>			EXIDE		EID<1	EID<17:16>	XXXX
C2RXF9EID	0566				EID<	EID<15:8>							EID<7:0>	<0>				XXXX
C2RXF10SID	0568				SID<	SID<10:3>					SID<2:0>		-	EXIDE	I	EID<1	EID<17:16>	XXXX
C2RXF10EID	056A				EID<	EID<15:8>							EID<7:0>	<0:				XXXX
C2RXF11SID	056C				SID<	SID<10:3>					SID<2:0>		-	EXIDE	Ι	EID<1	EID<17:16>	XXXX
C2RXF11EID	056E				EID<	EID<15:8>							EID<7:0>	<0>				XXXX
C2RXF12SID	0570				SID<	SID<10:3>					SID<2:0>		-	EXIDE	I	EID<1	EID<17:16>	XXXX
C2RXF12EID	0572				EID<	EID<15:8>							EID<7:0>	<0>				XXXX
C2RXF13SID	0574				SID<	SID<10:3>					SID<2:0>		-	EXIDE		EID<1	EID<17:16>	XXXX
C2RXF13EID	0576				EID<	EID<15:8>							EID<7:0>	<0>				XXXX
C2RXF14SID	0578				SID<	SID<10:3>					SID<2:0>		-	EXIDE	I	EID<1	EID<17:16>	XXXX
C2RXF14EID	057A				EID<	EID<15:8>							EID<7:0>	<0>				XXXX
C2RXF15SID	057C				SID<	SID<10:3>					SID<2:0>		I	EXIDE		EID<1	EID<17:16>	XXXX
C2RXF15EID	057E				EID<	EID<15:8>							EID<7:0>	<0>				XXXX
Legend: x	$\mathbf{x} = unknown value on Reset,= unimplemented, read$	value on R	eset, =	unimplem	ented, read		set values	are show	as '0'. Reset values are shown in hexadecimal	cimal.								

<b>TABLE 3-28:</b>	_	<b>CAN1 REGISTER MAP</b>	GISTE	r map														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
C1RXF0SID	0400						R	sceive Act	septance I	Receive Acceptance Filter 0 Standard Identifier<10:0>	ard Identif	'ier<10:0>				1	EXIDE	n0nn nnnn nnnn n000
C1RXF0EIDH	0402				Ι				Receive	Receive Acceptance Filter 0 Extended Identifier<17:6>	Filter 0 E	xtended Ide	entifier<17:	-9				0000 uuuu uuuu
C1RXF0EIDL	0404	Receive	Acceptan	ce Filter 0	Extended	Receive Acceptance Filter 0 Extended Identifier<5:0>	:0>			Ι	Ι					Ι	Ι	uuuu uu00 0000 0000
C1RXF1SID	0408	I					R	sceive Act	septance I	Receive Acceptance Filter 1 Standard Identifier<10:0>	ard Identif	'ier<10:0>				Ι	EXIDE	000n nnnn nnnn n000
C1RXF1EIDH	040A	Ι		Ι	Ι				Receive	Receive Acceptance Filter 1 Extended Identifier<17:6>	Filter 1 E	xtended Ide	entifier<17:	-9				nnnn nnnn nnnn 0000
C1RXF1EIDL	040C	Receive	Acceptant	ce Filter 1	Extended	Receive Acceptance Filter 1 Extended Identifier<5:0>	<0:		1	Ι				I	I	I	I	0000 0000 00nn nnnn
C1RXF2SID	0410	I	I	I			Ŕ	sceive Act	septance I	Receive Acceptance Filter 2 Standard Identifier<10:0>	ard Identif	ier<10:0>				I	EXIDE	nonn nnnn nnnn nooo
C1RXF2EIDH	0412	Ι		Ι	Ι				Receive	Receive Acceptance Filter 2 Extended Identifier<17:6>	Filter 2 E.	xtended Ide	entifier<17:	-9				0000 nnnn nnnn
C1RXF2EIDL	0414	Receive	Receive Acceptance Filter 2	ce Filter 2	Extended	Extended Identifier<5:0>	<0:			Ι				Ι		I	Ι	0000 0000 00nn nnnn
C1RXF3SID	0418	Ι	Ι	Ι			Å	sceive Act	septance I	Receive Acceptance Filter 3 Standard Identifier<10:0>	ard Identif	ier<10:0>				I	EXIDE	n0nn nnnn nnnn n000
C1RXF3EIDH	041A	Ι		Ι	Ι				Receive	Receive Acceptance Filter 3 Extended Identifier<17:6>	Filter 3 E.	xtended Ide	entifier<17:	-9				nnnn nnnn nnnn 0000
C1RXF3EIDL	041C	Receive	) Acceptan	ce Filter 3	Extended	Receive Acceptance Filter 3 Extended Identifier<5:0>	<0:			I	I			I		I	Ι	0000 0000 0000 nnnn
C1RXF4SID	0420	Ι		Ι			Ŕ	sceive Act	septance I	Receive Acceptance Filter 4 Standard Identifier<10:0>	ard Identif	ier<10:0>				I	EXIDE	n0nn nnnn nnnn n000
C1RXF4EIDH	0422	I			I				Receive	Receive Acceptance Filter 4 Extended Identifier<17:6>	Filter 4 E:	xtended Ide	sntifier<17:	6>				0000 nnnn nnnn
C1RXF4EIDL	0424	Receive	Acceptant	ce Filter 4	Extended	Receive Acceptance Filter 4 Extended Identifier<5:0>	<0:		I	Ι	I				1	Ι	Ι	0000 0000 0000 nnnn
C1RXF5SID	0428	I	I	I			Ŕ	sceive Act	septance l	Receive Acceptance Filter 5 Standard Identifier<10:0>	ard Identif	ier<10:0>	-			I	EXIDE	nonn nnnn nnnn n000
C1RXF5EIDH	042A	I		Ι	Ι				Receive	Receive Acceptance Filter 5 Extended Identifier<17:6>	Filter 5 E	xtended Ide	sntifier<17:	6>				nnnn nnnn nnnn 0000
C1RXF5EIDL	042C	Receive	Receive Acceptance Filter	2	Extended	Extended Identifier<5:0>	<0:			Ι	I			I		I	Ι	0000 0000 0000 nnnn
C1RXM0SID	0430	I	I	I			Ŗ	sceive Acc	eptance N	Receive Acceptance Mask 0 Standard Identifier<10:0>	ard Identii	fier<10:0>				I	MIDE	nonn nnnn nnnn nooo
C1RXM0EIDH	0432	Ι		Ι	Ι				Receive	Receive Acceptance Mask 0 Extended Identifier<17:6>	Mask 0 E	xtended Ide	entifier<17:	:6>				0000 nnnn nnnn
C1RXM0EIDL	0434	Receive	Receive Acceptance Mask 0 Extended Iden	ce Mask 0	Extended	ldentifier<5:0>	:0>			Ι	Ι				Ι	Ι	Ι	0000 0000 00nn nnnn
C1RXM1SID	0438	I					R	sceive Acc	eptance N	Receive Acceptance Mask 1 Standard Identifier<10:0>	ard Identi	fier<10:0>				Ι	MIDE	000n nnnn nnnn n000
C1RXM1EIDH	043A	Ι		Ι	Ι				Receive	Receive Acceptance Mask 1 Extended Identifier<17:6>	Mask 1 E	xtended Ide	entifier<17:	:6>				0000 nnnn nnnn
C1RXM1EIDL	043C	Receive	Receive Acceptance Mask 1 Extended Iden	ce Mask 1	Extended	ldentifier<5:0>	:0>			Ι	Ι					Ι	Ι	uuuu uu00 0000 0000
C1TX2SID	0440	Transm	Transmit Buffer 2 Standard Identifier<10:6>	Standard Iv	dentifier<1	-0:6>				Trai	nsmit Buff	Transmit Buffer 2 Standard Identifier<5:0>	ard Identifie	∋r<5:0>		SRR	TXIDE	uuuu u000 uuuu
C1TX2EID	0442	Transmit Buffer 2 Extended Identifier<17:14>	fer 2 Extenc	ded Identifie	sr<17:14>	Ι					Trans	Transmit Buffer 2 Extended Identifier<13:6>	2 Extended	d Identifier	<13:6>			uuuu 0000 uuuu
C1TX2DLC	0444	Τr	Transmit Buffer 2 Extended Identifier<5:0>	fer 2 Exten	ded Identi	fier<5:0>		TXRTR	TXRB1	TXRB0		DLC<3:0>	3:0>			Ι	Ι	uuuu uuuu u000
C1TX2B1	0446			Tran	Transmit Buffer 2 Byte 1	r 2 Byte 1						Transr	Transmit Buffer 2 Byte 0	Byte 0				uuuu uuuu uuuu
C1TX2B2	0448			Tran	Transmit Buffer 2	r 2 Byte 3						Transr	Transmit Buffer 2	Byte 2				uuuu uuuu uuuu
C1TX2B3	044A			Tran	Transmit Buffer 2 Byte	r 2 Byte 5						Transr	Transmit Buffer 2	Byte 4				uuuu uuuu uuuu
C1TX2B4	044C			Tran	Transmit Buffer 2 Byte	r 2 Byte 7						Transr	Transmit Buffer 2 Byte 6	Byte 6				uuuu uuuu uuuu
C1TX2CON	044E									I	TXABT	TXABT TXLARB TXERR		TXREQ		TXPRI<1:0>	<1:0>	0000 0000 0000 0000
C1TX1SID	0450	Transm	Transmit Buffer 1 Standard Identifier<10:6>	Standard Iv	dentifier<1	-0:6>				Trai	nsmit Buff	Transmit Buffer 1 Standard Identifier<5:0>	ard Identifie	sr<5:0>		SRR	TXIDE	uuuu u000 uuuu
C1TX1EID	0452	Transmit Buffer 1 Extended Identifier<17:14>	fer 1 Extenc	ded Identifi	sr<17:14>	Ι	Ι				Trans	Transmit Buffer 1 Extended Identifier<13:6>	1 Extended	d Identifier	<13:6>			uuuu 0000 uuuu
C1TX1DLC	0454	Τn	Transmit Buffer 1 Extended Identifier<5:0>	fer 1 Exten	ded Identi	fier<5:0>		TXRTR	TXRB1	<b>TXRB0</b>		DLC<3:0>	3:0>				I	000n nnnn nnnn nnnn
Legend:	1 = unini	$\mathbf{u}$ = uninitialized bit, — = unimplemented, read as 'o'	- = unimple	mented, r∈	ad as 'o'													

dsPIC33F

<b>TABLE 3-28:</b>	Ì	CAN1 R	CAN1 REGISTER MAP (CONTIN	ER MAP	(CON	TINUED)												
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bit	it 0	Reset State
C1TX1B1	0456			Tran	Transmit Buffer 1 Byte 1	sr 1 Byte 1						Tran	Transmit Buffer 1 Byte 0	r 1 Byte 0			nc	מממת מממת ממממ
C1TX1B2	0458			Tran	Transmit Buffer 1 Byte 3	sr 1 Byte 3						Tran	Transmit Buffer	r 1 Byte 2			nr	nnnn nnnn nnnn
C1TX1B3	045A			Tran	Transmit Buffer 1 Byte 5	sr 1 Byte 5						Tran	Transmit Buffer	r 1 Byte 4			nr	uuuu uuuu uuuu
C1TX1B4	045C			Tran	Transmit Buffer 1 Byte 7	sr 1 Byte 7						Tran	Transmit Buffer 1 Byte 6	r 1 Byte 6			nr	uuuu uuuu uuuu
C1TX1CON	045E	Ι	Ι	Ι	Ι	Ι	Ι	Ι		Ι	TXABT	TXABT TXLARB TXERR		TXREQ		TXPRI<1:0>		0000 0000 0000 0000
C1TX0SID	0460	Trans	Transmit Buffer 0 Standard Identifier<10:6>	Standard I	Identifier<1	10:6>	Ι	Ι		Trar	ısmit Bufi	fer 0 Stan	Transmit Buffer 0 Standard Identifier<5:0>	ifier<5:0>		SRR TXI	TXIDE uu	nnnn nnnn 000n nnnn
C1TX0EID	0462	Transmit Bu	Transmit Buffer 0 Extended Identifier<17:14>	ided Identifi	er<17:14>	Ι	Ι	Ι			Trans	smit Buffe	r 0 Extend	Transmit Buffer 0 Extended Identifier <13:6>	r <13:6>		nn	nnnn nnnn 0000 nnnn
C1TX0DLC	0464		Transmit Buffer 0 Extended Identifier<5:0>	ffer 0 Exter	nded Ident.	iffier<5:0>		TXRTR	TXRB1	TXRB0		DLC	DLC<3:0>				nn 	000n nnnn nnnn nnnn
C1TX0B1	0466			Tran	Transmit Buffer 0 Byte 1	sr 0 Byte 1						Tran	Transmit Buffer 0 Byte 0	- 0 Byte 0			nn	nnnn nnnn nnnn nnnn
C1TX0B2	0468			Tran	Transmit Buffer 0 Byte 3	sr 0 Byte 3						Tran	Transmit Buffer 0 Byte 2	r 0 Byte 2			nr	nnnn nnnn nnnn
C1TX0B3	046A			Tran	Transmit Buffer 0 Byte 5	sr 0 Byte 5						Tran	Transmit Buffer 0 Byte 4	r 0 Byte 4			nr	מטמט מעמע מעמע
C1TX0B4	046C			Tran	Transmit Buffer 0 Byte 7	sr 0 Byte 7						Tran	Transmit Buffer 0 Byte 6	r 0 Byte 6			nr	nnnn nnnn nnnn
C1TX0CON	046E	Ι	Ι	Ι	Ι	Ι	Ι	Ι		Ι	TXABT	TXABT TXLARB TXERR		TXREQ		TXPRI<1:0>		0000 0000 0000 0000
C1RX1SID	0470	Ι	Ι	Ι				Recei	ve Buffer 1	Receive Buffer 1 Standard Identifier<10:0>	entifier<1	0:0>				SRR RXIDE		nnnn nnnn nnnn n000
C1RX1EID	0472		Ι	I	Ι				R	Receive Buffer 1 Extended Identifier<17:6>	1 Extend	ed Identifi	ier<17:6>				00	nnnn nnnn nnnn 0000
C1RX1DLC	0474		Receive Buffer 1 Extended Identifier<5:0>	ffer 1 Exten	nded Identi	ifier<5:0>		RXRTR	RXRB1	I	I		<b>RXRB0</b>		DLC<3:0>	6	n	nnnn n000 nnnn nnnn
C1RX1B1	0476			Rec	Receive Buffer 1 Byte 1	r 1 Byte 1						Rect	Receive Buffer 1 Byte	· 1 Byte 0			nr	nnnn nnnn nnnn
C1RX1B2	0478			Rec	Receive Buffer 1 Byte 3	rr 1 Byte 3						Rect	Receive Buffer 1 Byte 2	1 Byte 2			nr	מטמט מעמע מעמע
C1RX1B3	047A			Rec	Receive Buffer 1 By	er 1 Byte 5						Rect	Receive Buffer 1 Byte	· 1 Byte 4			nr	nnnn nnnn nnnn
C1RX1B4	047C			Rec	Receive Buffer 1 By	er 1 Byte 7						Rect	Receive Buffer 1 Byte 6	1 Byte 6			nr	מטמט מעמע מעמע
C1RX1CON	047E	Ι	Ι	Ι	Ι	Ι	Ι			RXFUL			-	RXRTRRO	FIL	FILHIT<2:0>	00	0000 0000 0000 0000
C1RX0SID	0480	Ι	Ι	Ι				Recei	ve Buffer (	Receive Buffer 0 Standard Identifier<10:0>	entifier<1	0:0>				SRR RXI	RXIDE 00	000n nnnn nnnn
C1RX0EID	0482	Ι	Ι	Ι	Ι				R	Receive Buffer 0 Extended Identifier<17:6>	0 Extend	ed Identifi	ier<17:6>				00	nnnn nnnn nnnn 0000
C1RX0DLC	0484		Receive Buffer 0 Extended Identifier<5:0>	ffer 0 Exten	ided Identi	ifier<5:0>		RXRTR	RXRB1	Ι		Ι	<b>RXRB0</b>		DLC<3:0>	_0	nn	nnnn n000 nnnn nnnn
C1RX0B1	0486			Rec	Receive Buffer 0 Byte 1	r 0 Byte 1						Rec	Receive Buffer 0 Byte 0	0 Byte 0			nn	nnnn nnnn nnnn nnnn
C1RX0B2	0488			Rec	Receive Buffer 0 Byte 3	r 0 Byte 3						Rect	Receive Buffer 0 Byte 2	0 Byte 2			nr	מטמט מעמע מעמע
C1RX0B3	048A			Rec	Receive Buffer 0 Byte 5	rr 0 Byte 5						Rect	Receive Buffer 0 Byte 4	· 0 Byte 4			nn	nnnn nnnn nnnn nnnn
C1RX0B4	048C			Rec	Receive Buffer 0 Byte 7	r 0 Byte 7						Rec	Receive Buffer 0 Byte 6	· 0 Byte 6			nn	nnnn nnnn nnnn nnnn
C1RX0CON	048E	I	Ι	Ι	Ι	Ι		Ι		RXFUL			-	RXRTRRO	DBEN	JTOFF FILF	FILHITO 00	0000 0000 0000 0000
C1CTRL	0490	CANCAP	Ι	CSIDL	ABAT	CANCKS		REQOP<2:0>	<	OPMC	OPMODE<2:0>	^	Ι	ICOI	ICODE<2:0>		- 00	0000 0100 1000 0000
C1CFG1	0492	Ι	Ι	Ι	Ι	Ι	Ι	Ι		SJW<1:0>	<0			BRP<5:0>	<0		00	0000 0000 0000 0000
C1CFG2	0494		WAKFIL		Ι		Ś	SEG2PH<2:0>	0>	SEG2PHTS	SAM	SI	SEG1PH<2:0>	-0	PR	PRSEG<2:0>	00	0u00 0uuu uuuu
C1INTF	0496	<b>RX00VR</b>	RX10VR	TXBO	TXEP	RXEP	TXWAR	RXWAR EWARN	EWARN	IVRIF	WAKIF	ERRIF	TX2IF	TX1IF	TX0IF RX1IF		RX0IF 00	0000 0000 0000 0000
C1INTE	0498	I	Ι		Ι					IVRIE	WAKIE	ERRIE	TX2IE	TX1IE	TX0IE RX1E		RX0IE 00	0000 0000 0000 0000
C1EC	049A				TERRCNT<7:0>	r<7:0>						ч	RERRCNT<7:0>	<7:0>			00	0000 0000 0000 0000
Legend:	u = uniniti	u = uninitialized bit, —	= unimpl	= unimplemented, read as '0'	ead as 'o'													

### DS70165B-page 75

# dsPIC33F

<b>TABLE 3-29:</b>	29:	CAN2 REGISTER MAP	EGISTEF	RAP														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
C2RXF0SID	04C0	I	Ι	Ι				Receive /	Acceptano	Receive Acceptance Filter 0 Standard Identifier<10:0>	ndard Idei	ntifier<10:(	4			Ι	EXIDE	000n nnnn nnnn n000
C2RXF0EIDH 04C2	04C2	I	Ι	Ι					Receiv	Receive Acceptance Filter 0 Extended Identifier<17:6>	te Filter 0	Extended	ldentifier<	:17:6>				0000 uuuu uuuu uuuu
C2RXF0EIDL 04C4	04C4	Receive	Receive Acceptance Filter 0 Extended Ident	Filter 0 E)	xtended	Identifier<5:0>	<0	Ι						Ι		Ι	Ι	uuuu uu00 0000 0000
C2RXF1SID	04C8	Ι	Ι	Ι			-	Receive /	Acceptanc	Receive Acceptance Filter 1 Standard Identifier 10:0>	Indard Ide	ntifier 10:0	4				EXIDE	000u uuuu uuuu uu0u
C2RXF1EIDH 04CA	04CA				Ι				Receiv	Receive Acceptance Filter 1 Extended Identifier <17:6>	e Filter 1 I	Extended	ldentifier <	<17:6>				0000 uuuu uuuu
C2RXF1EIDL 04CC	04CC	Receive	Receive Acceptance Filter 1 Extended Identifier<5:0>	e Filter 1 E	xtended	Identifier<5:	<0	Ι	Ι	I	I			Ι				uuuu uu00 0000 0000
<b>C2RXF2SID</b>	04D0	Ι	Ι	Ι			4	Receive /	Acceptano	Receive Acceptance Filter 2 Standard Identifier<10:0>	ndard Idei	ntifier<10:(	<				EXIDE	nonn nnnn nnnn nooo
<b>C2RXF2EIDH</b>	04D2	Ι	Ι	Ι	Ι				Receiv	Receive Acceptance Filter 2 Extended Identifier<17:6>	te Filter 2	Extended	ldentifier<	:17:6>				nnnn nnnn nnnn 0000
<b>C2RXF2EIDL</b>	04D4	Receive	Receive Acceptance Filter 2	Filter 2 E)	xtended	Extended Identifier<5:0>	~0	Ι	Ι	Ι	Ι	Ι		Ι			-	0000 0000 00nn nnnn
C2RXF3SID	04D8	Ι	Ι	Ι			Ľ	Receive A	Acceptano	Receive Acceptance Filter 3 Standard Identifier<10:0>	ndard Idei	htifier<10:0	4				EXIDE	nonn nnnn nnnn nooo
C2RXF3EIDH	04DA	I	I	Ι					Receiv	Receive Acceptance Filter 3 Extended Identifier<17:6>	te Filter 3	Extended	ldentifier<	:17:6>				nnnn nnnn nnnn 0000
C2RXF3EIDL	04DC		Receive Acceptance Filter 3 Extended Identifier<5:0>	e Filter 3 E	xtended	Identifier<5:	0					I					I	0000 0000 00nn nnnn
C2RXF4SID	04E0	I	I	Ι				Receive A	Acceptanc	Receive Acceptance Filter 4 Standard Identifier<10:0>	ndard Idei	htifier<10:0	<u>^</u>				EXIDE	nonn nnnn nnnn nooo
C2RXF4EIDH	04E2	Ι	Ι	Ι	Ι				Receiv	Receive Acceptance Filter 4 Extended Identifier<17:6>	ce Filter 4	Extended	ldentifier<	:17:6>				nnnn nnnn nnnn 0000
C2RXF4EIDL	04E4	Receive	Receive Acceptance Filter 4 Extended Iden	Filter 4 E)	xtended	Identifier<5:0>	^0	Ι	Ι	Ι	Ι	Ι		Ι			-	0000 0000 00nn nnnn
C2RXF5SID	04E8	I	I	Ι				Receive A	Acceptanc	Receive Acceptance Filter 5 Standard Identifier<10:0>	ndard Idei	htifier<10:0	<u>^</u>				EXIDE	nonn nnnn nnnn nooo
C2RXF5EIDH 04EA	04EA	I	I	Ι					Receiv	Receive Acceptance Filter 5 Extended Identifier<17:6>	te Filter 5	Extended	Identifier<	:17:6>				nnnn nnnn nnnn 0000
C2RXF5EIDL 04EC	04EC	Receive	Receive Acceptance Filter 5 Extended Identifier<5:0>	Filter 5 E)	xtended	Identifier<5:	~0		Ι	Ι	Ι	I		Ι			-	0000 0000 00nn nnnn
<b>C2RXM0SID</b>	04F0	I	I	Ι			Ľ	teceive A	cceptance	Receive Acceptance Mask 0 Standard Identifier<10:0>	ndard Ide	ntifier<10:(	<				AIDE	nonn nnnn nnnn nooo
<b>C2RXM0EIDH</b>	04F2	Ι	Ι	Ι	I				Receiv	Receive Acceptance Mask 0 Extended Identifier<17:6>	e Mask 0	Extended	ldentifier<	:17:6>				nnnn nnnn nnnn 0000
<b>C2RXM0EIDL</b>	04F4	Receive	Receive Acceptance Mask 0 Extended Identifier<5:0>	P Mask 0 E	xtended	Identifier<5.	<0:	Ι	Ι	Ι	Ι	Ι		Ι			—	0000 0000 00nn nnnn
C2RXM1SID	04F8	Ι	Ι				Ľ	teceive A	cceptance	Receive Acceptance Mask 1 Standard Identifier<10:0>	indard Ide	ntifier<10:(	<(				MIDE	nonn nnnn nnnn nooo
C2RXM1EIDH	04FA	Ι	Ι	Ι	I				Receiv	Receive Acceptance Mask 1 Extended Identifier<17:6>	e Mask 1	Extended	ldentifier<	:17:6>				nnnn nnnn nnnn 0000
C2RXM1EIDL	04FC		Receive Acceptance Mask 1 Extended Identifier<5:0>	e Mask 1 E	xtended	Identifier<5.	<0:		Ι	I	Ι	I		Ι			-	0000 0000 00nn nnnn
C2TX2SID	0500	Transm	Transmit Buffer 2 Standard Identifier<10:6>	tandard Ide	ntifier<1	<9:0.	Ι	Ι	Ι	μ	ansmit Bu	Transmit Buffer 2 Standard Identifier<5:0>	idard Ider	tifier<5:0>		SRR	TXIDE	nnnn nnnn 000n nnnn
C2TX2EID	0502	Transmit Buffer 2 Extended Identifier<17:14>	er 2 Extende	d Identifier-	<17:14>						Tra	nsmit Buff	er 2 Exten	Transmit Buffer 2 Extended Identifier<13:6>	ier<13:6>			uuuu 0000 uuuu
C2TX2DLC	0504	Τr	Transmit Buffer	er 2 Extended Identifier<5:0>	ed Identi	ifier<5:0>		TXRTR	TXRB1	TXRB0		DL(	DLC<3:0>				-	uuuu uuuu u000
C2TX2B1	0506			Transr	nit Buffe	Transmit Buffer 2 Byte 1						Trar	Transmit Buffer 2 Byte	er 2 Byte 0				uuuu uuuu uuuu
C2TX2B2	0508			Transr	Transmit Buffer 2 Byte	r 2 Byte 3						Trar	smit Buff	Transmit Buffer 2 Byte 2				uuuu uuuu uuuu
C2TX2B3	050A			Transr	Transmit Buffer 2 Byte	r 2 Byte 5						Trar	smit Buff	Transmit Buffer 2 Byte 4				uuuu uuuu uuuu
C2TX2B4	050C			Transr	Transmit Buffer 2 Byte	r 2 Byte 7						Trar	nsmit Buff	Transmit Buffer 2 Byte 6				uuuu uuuu uuuu
C2TX2CON	050E	I	I			Ι		Ι		I	TXABT	TXABT TXLARB TXERR	TXERR	TXREQ		ТХРК	TXPRI<1:0>	0000 0000 0000 0000
C2TX1SID	0510		Transmit Buffer 1 Standard Identifier<10:6>	tandard Ide	ntifier<1	<9:0.		Ι	I	F	ansmit Bu	Transmit Buffer 1 Standard Identifier<5:0>	idard Ider	ntifier <5:0>		SRR	TXIDE	nnnn nnnn 000n nnnn
C2TX1EID	0512	Transmit Buffer 1 Extended Identifier<17:14>	er 1 Extende	d Identifier	<17:14>						Tra	nsmit Buff	er 1 Exten	Transmit Buffer 1 Extended Identifier<13:6>	ier<13:6>			uuuu 0000 uuuu
C2TX1DLC	0514	Τr	Transmit Buffer 1 Extended Identifier<5:0>	rr 1 Extende	ed Identi	ifier<5:0>		TXRTR	TXRB1	TXRB0		DL(	DLC<3:0>		Ι		-	000n nnnn nnnn nnnn
Legend: u =	= uniniti	u = uninitialized bit, — =	= unimplemented, read as '0'	nted, read	<b>as</b> '0'													

# TABLE 3-29: CAN2 REGISTER MAP

<b>TABLE 3-29:</b>	29:	CAN2 R	CAN2 REGISTER MAP (CONTINI	R MAP	(CON	TINUED)	6											
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 E	Bit 0	Reset State
C2TX1B1	0516			Trans	mit Buffe	Transmit Buffer 1 Byte 1						Tran	Transmit Buffer	er 1 Byte 0			с; Г	nnnn nnnn nnnn nnnn
C2TX1B2	0518			Trans	imit Buff∈	Transmit Buffer 1 Byte 3						Tran	Transmit Buffer	er 1 Byte 2			د ا	nnnn nnnn nnnn nnnn
C2TX1B3	051A			Trans	:mit Buff∈	Transmit Buffer 1 Byte 5						Tran	Transmit Buffer	er 1 Byte 4			د: ا	uuuu uuuu uuuu
C2TX1B4	051C			Trans	imit Buffε	Transmit Buffer 1 Byte 7						Tran	ismit Buffe	Transmit Buffer 1 Byte 6			с	uuuu uuuu uuuu
C2TX1CON	051E	Ι	Ι	Ι		Ι			Ι	Ι	TXABT	TXABT TXLARB TXERR	TXERR	TXREQ		TXPRI<1:0>		0000 0000 0000 0000
C2TX0SID	0520	Transı	Transmit Buffer 0 Standard Identifier<10:6>	Standard Id	entifier<	10:6>				Tra	insmit Buf	ffer 0 Stan	Transmit Buffer 0 Standard Identifier<5:0>	tifier<5:0>		SRR T	TXIDE u	uuuu uuuu 000n uuuu
C2TX0EID	0522	Transmit Bu	Transmit Buffer 0 Extended Identifier<17:14>	ed Identifier	r<17:14>				Ι		Tran	ısmit Buff∈	er 0 Exten	Transmit Buffer 0 Extended Identifier<13:6>	er<13:6>		<u>د</u>	nnnn nnnn 0000 nnnn
C2TX0DLC	0524		Transmit Buffer 0 Extended Identifier<5:0>	er 0 Extenc	ted Ident	tifier<5:0>	-	TXRTR	R TXRB1	TXRB0		DLC	DLC<3:0>		I	1	р 	000n nnnn nnnn n000
C2TX0B1	0526			Trans	mit Buff∈	Transmit Buffer 0 Byte 1						Tran	ismit Buffe	Transmit Buffer 0 Byte 0			<u>د</u>	nnnn nnnn nnnn nnnn
C2TX0B2	0528			Trans	amit Buff∈	Transmit Buffer 0 Byte 3						Tran	ismit Buff∈	Transmit Buffer 0 Byte 2			<u>د</u>	nnnn nnnn nnnn nnnn
C2TX0B3	052A			Trans	amit Buffε	Transmit Buffer 0 Byte 5						Tran	ismit Buff∈	Transmit Buffer 0 Byte 4			¢.	nnnn nnnn nnnn nnnn
C2TX0B4	052C			Trans	smit Buffε	Transmit Buffer 0 Byte 7						Tran	ismit Buff∈	Transmit Buffer 0 Byte 6			¢.	nnnn nnnn nnnn nnnn
C2TX0CON	052E		Ι	Ι						Ι	TXABT	TXLARB TXERR	TXERR	TXREQ		TXPRI<1:0>		0000 0000 0000 0000
C2RX1SID	0530	Ι	Ι					Re	ceive Buffe	Receive Buffer 1 Standard Identifier<10:0>	dentifier <	10:0>				SRR R.	<b>RXIDE</b> 0	nnnn nnnn nnnn n000
C2RX1EID	0532	Ι	Ι						-	Receive Buffer 1 Extended Identifier<17:6>	1 Extend	led Identif	ier<17:6>				0	nnnn nnnn nnnn 0000
C2RX1DLC	0534		Receive Buffer	er 1 Extend	led Ident	1 Extended Identifier<5:0>		RXRTR	R RXRB1	Ι			<b>RXRB0</b>		DLC<3:0>	<0:	<u>د</u>	nnnn n000 nnnn nnnn
C2RX1B1	0536			Rece	ive Buffe	Receive Buffer 1 Byte 1						Rec	Receive Buffer	er 1 Byte 0			<u>د</u>	nnnn nnnn nnnn nnnn
C2RX1B2	0538			Rece	ive Buffe	Receive Buffer 1 Byte 3						Rec	Receive Buffer 1 Byte	er 1 Byte 2			с	uuuu uuuu uuuu
C2RX1B3	053A			Rece	ive Buffe	Receive Buffer 1 Byte 5						Rec	Receive Buffer 1 Byte	er 1 Byte 4			с.	uuuu uuuu uuuu
C2RX1B4	053C			Rece	ive Buffe	Receive Buffer 1 Byte 7						Rec	eive Buffe	Receive Buffer 1 Byte 6			ر: ا	uuuu uuuu uuuu
C2RX1CON	053E		Ι						l	RXFUL				RXRTRRO		FILHIT<2:0>		0000 0000 0000 0000
<b>C2RX0SID</b>	0540		I					Re	ceive Buffe	Receive Buffer 0 Standard Identifier<10:0>	dentifier<	10:0>				SRR R.	<b>RXIDE</b> 0	000u uuuu uuuu
<b>C2RX0EID</b>	0542	Ι	Ι	Ι					4	Receive Buffer 0 Extended Identifier<17:6>	r 0 Extend	led Identif	ier<17:6>				С	0000 nnnn nnnn
C2RX0DLC	0544	4	Receive Buffer 0 Extended Identifier<5:0>	er 0 Extend	led Ident	tifier<5:0>		RXRTR	R RXRB1	Ι		Ι	<b>RXRB0</b>		DLC<3:0>	:0>	с.	uuuu uuuu 000u uuuu
C2RX0B1	0546			Rece	ive Buffe	Receive Buffer 0 Byte 1						Rec	eive Buffe	Receive Buffer 0 Byte 0			ر: ا	uuuu uuuu uuuu
C2RX0B2	0548			Rece	ive Buffe	Receive Buffer 0 Byte 3						Rec	Receive Buffer 0 Byte 2	r 0 Byte 2			с.	uuuu uuuu uuuu
C2RX0B3	054A			Rece	ive Buffe	Receive Buffer 0 Byte 5						Rec	eive Buffe	Receive Buffer 0 Byte 4			ر: ا	uuuu uuuu uuuu
C2RX0B4	054C			Rece	Receive Buffer 0 By	er 0 Byte 7						Rec	eive Buffe	Receive Buffer 0 Byte 6			с.	uuuu uuuu uuuu
<b>C2RX0CON</b>	054E		Ι							RXFUL		I		RXRTRRO DBEN		JTOFF FI	LHITO C	JTOFF FILHITO 0000 0000 0000
C2CTRL	0550	CANCAP	Ι	CSIDL	ABAT	CANCKS		REQOP<2:0>	:2:0>	OPN	OPMODE<2:0>	<		ICO	ICODE<2:0>			0000 0100 1000 0000
C2CFG1	0552		Ι							SJW<1:0>	<0:			BRP<5:0>	<0:		C	0000 0000 0000 0000
C2CFG2	0554		WAKFIL				57	SEG2PH<2:0>	<2:0>	<b>SEG2PHTS</b>	SAM	Ō	SEG1PH<2:0>	:0>	PR	PRSEG<2:0>		0u00 0uuu uuuu
C2INTF	0556	<b>RX00VR</b>	RX10VR	TXBO	TXEP	RXEP	TXWAR		RXWAR EWARN	IVRIF	WAKIF	ERRIF	TX2IF	TX1IF	TX0IF	RX1IF R	RX0IF 0	0000 0000 0000 0000
C2INTE	0558	Ι	Ι			Ι				IVRIE	WAKIE	ERRIE	TX2IE	TX1IE	TX0IE	RX1E R	RX0IE 0	0000 0000 0000 0000
CZEC	055A			Ĩ	ERRCNT<7:0>	T<7:0>							RERRCNT<7:0>	۲<7:0>			0	0000 0000 0000 0000
Legend: u =	= uninitie	alized bit, —	u = uninitialized bit, — = unimplemented, read as '0'	∋nted, read	l <b>as</b> '0'													

© 2006 Microchip Technology Inc.

<b>TABLE 3-30:</b>	-30:	DCI RI	DCI REGISTER MAP	r map																
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 B	Bit 2	Bit 1	Bit 0	Å	Reset State	0
DCICON1	0280	DCIEN		DCISIDL		DLOOP	CSCKD	CSCKE	COFSD	UNFM	CSDOM	DJST	1		Ŭ 	COFSM1	COFSM0	0000	0000 0000	0000 0
DCICON2	0282		I	I	Ι	BLEN1	BLENO	I		COFSG<3:0>	<3:0>				NS∝	WS<3:0>		0000 00	0000 0000	0000 0
DCICON3	0284		I	I	Ι						BCG<11:0>	<0:						0000 00	0000 0000	0000 0
DCISTAT	0286	I	I	I	1	SLOT3	SLOT2	SLOT1	SLOT0					ROV R	RFUL 7	TUNF	тмртү	0000 00	0000 0000 0000	0000 0
TSCON	0288	TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8	TSE7	TSE6	TSE5	TSE4 1	TSE3 T	TSE2	TSE1	TSE0	0000 00	0000 0000	0000
RSCON	028C	RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8	RSE7	RSE6	RSE5	RSE4 F	RSE3 R	RSE2 F	RSE1	RSE0	0000 00	0000 0000	0000 0
RXBUF0	0290							Receive Br	Receive Buffer #0 Data Register	ata Regis	ter							0000 00	0000 0000 0000	0000 0
RXBUF1	0292							Receive Buffer #1 Data Register	uffer #1 Ds	ata Regis	ter							0000 00	0000 0000	0000 0
<b>RXBUF2</b>	0294							Receive Buffer #2 Data Register	uffer #2 Ds	ata Regis	ter							0000 00	0000 0000	0000 0
<b>RXBUF3</b>	0296							Receive Buffer #3 Data Register	uffer #3 Dɛ	ata Regis	ter							0000 00	0000 0000	0000 0
TXBUF0	0298							Transmit Buffer #0 Data Register	uffer #0 Di	ata Regis	ter							0000 00	0000 0000	0000 0
TXBUF1	029A							Transmit Buffer #1 Data Register	uffer #1 D	ata Regis	ter							0000 00	0000 0000	0000
TXBUF2	029C							Transmit Buffer #2 Data Register	uffer #2 Di	ata Regis	ter							0000 00	0000 0000 0000 0000	0000
TXBUF3	029E							Transmit Buffer #3 Data Register	uffer #3 Di	ata Regis	ter							0000 00	0000 0000	0000
Legend: Note 1:	— = uni Refer tc	implement( the "dsP/(	— = unimplemented, read as '0'. Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.	'₀'. γ Referenc€	ş Manual" (	DS70046)	for descrip	tions of re	gister bit fi	elds.										
<b>TABLE 3-31</b> :	-31:	PORT/	PORTA REGISTER MAP <sup>(1)</sup>	STER M.	AP <sup>(1)</sup>															
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9		Bit 8 E	Bit 7 E	Bit 6	Bit 5	Bit 4		Bit 3 B	Bit 2 B	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA15	TRISA14	TRISA13	TRISA12		TRISA10	0 TRISA9	- 6V	Ë I	TRISA7 TF	TRISA6	TRISA5	TRISA4		TRISA3 TR	TRISA2 TF	TRISA1 T	TRISA0	D6C0
PORTA	02C2	RA15	RA14	RA13	RA12	Ι	RA10	RA9	- 6	_	RA7 F	RA6	RA5	RA4		RA3 R	RA2 F	RA1	RA0	XXXX
LATA	02C4	LATA15	LATA14	LATA13	LATA12	Ι	LATA10	0 LATA9	_	ר 	LATA7 L	LATA6	LATA5	LATA4	t LATA3		LATA2 L/	LATA1 I	LATA0	XXXX
ODCA <sup>(2)</sup>	06C0	ODCA15	ODCA14	ODCA13	ODCA12	I		1	1	1			ODCA5	ODCA4		ODCA3 OD	ODCA2 OI	ODCA1 C	ODCA0	XXXX
Legend: Note 1: 2.	x = unk The act	nown value ual set of <i>I</i> / edister is n	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 100-pin devices. The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams. ODCA remieter is not present in devices marked "DS"	— = unimp varies from	lemented, I I one devic	read as 'o' e to anoth	. Reset val er. Please I	ues are sh efer to the	own in he: correspor	xadecima nding pinc	l for 100-p out diagrar	in device ns.	S.							
i																				
TABLE 3-32:	-32:	PORTI	PORTB REGISTER MAP <sup>(1)</sup>	STER M	AP <sup>(1)</sup>	-		-	-	-	-	Ī				-	-	-		ſ

© 2006 Microchip Technology Inc.

File Name	Addr	Bit 15	Bit 14	File Name Addr Bit 15 Bit 14 Bit 13 Bit 12	Bit 12	Bit 11	Bit 10	Bit 9 Bit 8	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C6	TRISB15	TRISB14	02C6 TRISB15 TRISB14 TRISB13 TRISB12 TRISB11 TRISB10 TRISB9	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB5 TRISB4 TRISB3	TRISB2	TRISB1	TRISBO	FFFF
PORTB	02C8	RB15	RB14	02C8 RB15 RB14 RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RBO	XXXXX
LATB	02CA	LATB15	LATB14	02CA LATB15 LATB14 LATB13 LATB12 LATB11 LATB10 LATB9 LATB9 LATB8 LATB7 LATB6 LATB5 LATB4 LATB3 LATB2 LATB1 LATB0	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATBO	XXXX
Legend: x = unknown value on Reset, — = unimplemented, read a Note 1: The actual set of I/O port pins varies from one device to ar	x = unkı The actı	nown value Jal set of I/C	on Reset, - ) port pins <sup>3</sup>	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 100-pin devices. The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.	emented, reconcert	ad as 'o'. R	as '0'. Reset values are shown in hexadecimal for 100-pin on other. Please refer to the corresponding pinout diagrams.	are shown r to the corr	in hexadec esponding	imal for 10 <sup>1</sup> pinout diag	0-pin devic€ Irams.	es.						

DS70165B-page 78

	Bit 0 All Resets	- FOLE	- xxxx	- xxxx			:0 All Resets	SDO FFF	00 xxxx	DO XXXX	DO XXXX	:	Bit 0 All Resets	SEO 03FF	EO XXXX	E0 xxxx			Bit 0 All Resets	TRISF0 31FF	xxxx 0-	LATF0 XXXX	ODCF0 XXXX	
-			1 -	1			1 Bit 0	SD1 TRISD0	11 RD0	D1 LATD0	D1 ODCD0	_		E1 TRISE0	1 RE0	E1 LATE0					1 RF0			
-	Bit 1	2 TRISC1	RC1	LATC1			2 Bit 1	D2 TRISD1	2 RD1	D2 LATD1	D2 ODCD1		Bit 1	2 TRISE1	RE1	2 LATE1			Bit 1	2 TRISF1	RF1	2 LATF1	2 ODCF1	
-	Bit 2	TRISC2	RC2	LATC2			Bit 2	3 TRISD2	RD2	3 LATD2	3 ODCD2		Bit 2	TRISE2	RE2	LATE2			Bit 2	TRISF2	RF2	LATF2	ODCF2	
	Bit 3	TRISC3	RC3	LATC3			Bit 3	t TRISD3	RD3	LATD3	t opcp3		Bit 3	<b>TRISE3</b>	RE3	LATE3			Bit 3	<b>TRISF3</b>	RF3	LATF3	ODCF3	
-	Bit 4	TRISC4	RC4	LATC4			Bit 4	TRISD4	RD4	LATD4	ODCD4		Bit 4	TRISE4	RE4	LATE4			Bit 4	TRISF4	RF4	LATF4	ODCF4	
-	Bit 5				ss.		Bit 5	TRISD5	RD5	LATD5	ODCD5	ś	Bit 5	TRISE5	RE5	LATE5	es.		Bit 5	TRISF5	RF5	LATF5	ODCF5	ss.
-	Bit 6				as 'o'. Reset values are shown in hexadecimal for 100-pin devices. another. Please refer to the corresponding pinout diagrams.		Bit 6	TRISD6	RD6	LATD6	ODCD6	as '0'. Reset values are shown in hexadecimal for 100-pin devices. another. Please refer to the corresponding pinout diagrams.	Bit 6	TRISE6	RE6	LATE6	)-pin devic rams.		Bit 6	TRISF6	RF6	LATF6	ODCF6	as 'o'. Reset values are shown in hexadecimal for 100-pin devices.
-	Bit 7				as 'o'. Reset values are shown in hexadecimal for 100-pin o another. Please refer to the corresponding pinout diagrams.		Bit 7	TRISD7	RD7	LATD7	ODCD7	as '0 Reset values are shown in hexadecimal for 100-pin canother. Please refer to the corresponding pinout diagrams.	Bit 7	TRISE7 1	RE7	LATE7	as 'o'. Reset values are shown in hexadecimal for 100-pin or another. Please refer to the corresponding pinout diagrams.		Bit 7	TRISF7 1	RF7	LATF7	ODCF7 (	as '0'. Reset values are shown in hexadecimal for 100-pin c
-	Bit 8 E				hexadecir sponding p		Bit 8	TRISD8	RD8	LATD8	ODCD8	bexadecir sponding p	Bit 8	TRISE8 T	RE8	LATE8 L	hexadecir sponding p		Bit 8	TRISF8 T	RF8	LATF8 L	ODCF8 C	hexadecir
-			-	-	shown in the corres		Bit 9	TRISD9	RD9	LATD9	ODCD9	shown in the corres	Bit 9 E	TRISE9 TF	RE9 F	LATE9 L	shown in the corres		Bit 9 B	- 15	-	ר –	- O	shown in
-	0 Bit 9		-	-	⁄alues are e refer to		Bit 10	TRISD10	RD10	LATD10	ODCD10	alues are e refer to		TRI	RI	LAJ	⁄alues are e refer to					-		alues are
-	Bit 10				o'. Reset v her. Pleas		Bit 11	TRISD11 1	RD11	LATD11	ODCD11 (	o'. Reset v her. Pleas	Bit 10				o'. Reset v her. Pleas		1 Bit 10	I				o'. Reset v
-	Bit 11	I			read as ' e to anot								Bit 11				read as ' e to anot		Bit 11	I				
AP <sup>(1)</sup>	Bit 12	TRISC12	RC12	LATC12	emented, one devic	AP <sup>(1)</sup>	Bit 12	3 TRISD12	RD12	LATD12	3 ODCD12	= unimplemented, read tries from one device to devices marked "PS". <b>ER MAP<sup>(1)</sup></b>	Bit 12				emented, one devic	AP <sup>(1)</sup>	Bit 12	TRISF12	RF12	LATF12	ODCF12	emented,
TER M	Bit 13	TRISC13	RC13	LATC13	- = unimpl aries from	ter M <i>i</i>	Bit 13	TRISD13	RD13	LATD13	ODCD13	- = unimple arries from devices rr <b>FER M/</b>	Bit 13				- = unimpl <sup>i</sup> aries from	TER M4	Bit 13	TRISF13	RF13	LATF13	ODCF13	- = unimple
REGIS.	Bit 14	TRISC14	RC14	LATC14	n Reset, – port pins v	REGIS <sup>-</sup>	Bit 14	TRISD14	RD14	LATD14	ODCD14	n Reset, – port pins v present in <b>REGIS1</b>	Bit 14				n Reset, – port pins v	REGISI	Bit 14			1		x = unknown value on Reset, — = unimplemented, read
PORTC REGISTER MAP <sup>(1)</sup>	Bit 15	TRISC15 T	RC15	LATC15 1	$x$ = unknown value on Reset, — = unimplemented, read The actual set of $l/O$ port pins varies from one device to $\iota$	PORTD REGISTER MAP <sup>(1)</sup>	Bit 15	TRISD15	RD15	LATD15	ODCD15	x = unknown value on Reset, — = unimplemented, read The actual set of I/O port pins varies from one device to ODCD register is not present in devices marked "PS". 35: PORTE REGISTER MAP <sup>(1)</sup>	Bit 15				x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 100-pin devices The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.	PORTF REGISTER MAP <sup>(1)</sup>	Bit 15 I					x = unknown value on Reset, = unimplemented, read
Ī	Addr	02CC T	02CE	02D0 L	x = unkno The actual	3-34: P	Addr	02D2 T	02D4	02D6 I	06D2 (	x = unkno The actual ODCD reg <b>35: P</b>	Addr	02D8	02DA	02DC	x = unkno <sup>v</sup> The actual		Addr E	02DE	02E0	02E2	06DE	x = unknov
TABLE 3-33:	File Name	TRISC	PORTC	LATC	Legend: >	TABLE 3-3	File Name	TRISD	PORTD	LATD	ODCD <sup>(2)</sup>	Legend: x=L Note 1: The 2: ODC 2: ODC TABLE 3-35:	File Name	TRISE	PORTE	LATE	Legend: Note 1:	TABLE 3-36:	File Name	TRISF (	PORTF		ODCF <sup>(2)</sup>	Legend:

© 2006 Microchip Technology Inc.

														_				
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	2 Bit 11	11 Bit 10	0 Bit 9	9 Bit 8	8 Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	02E4	TRISG15	TRISG14	TRISG13	3 TRISG12	12		TRISG9	G9 TRISG8	38 TRISG7	7 TRISG6		I	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
PORTG	02E6	RG15	RG14	RG13	RG12			RG9	9 RG8	3 RG7	RG6	Ι	Ι	RG3	RG2	RG1	RG0	XXXX
LATG	02E8	LATG15	LATG14	LATG13	3 LATG12			LATG9	39 LATG8	58 LATG7	LATG6	Ι	Ι	LATG3	LATG2	LATG1	LATG0	XXXX
ODCG <sup>(2)</sup>	06E4	ODCG15	ODCG14	ODCG13	3 ODCG12	12 —		ODCG9	G9 ODCG8	38 ODCG7	7 ODCG6	Ι	Ι	ODCG3	ODCG2	ODCG1	ODCG0	XXXX
Legend: Note 1: 2:	x = unk The act ODCG i	nown valu∉ ual set of I/ ⁻egister is n	x = unknown value on Reset, — = unimplemented, read as The actual set of I/O port pins varies from one device to an ODCG register is not present in devices marked "PS".	— = unimp varies from in devices r	lemented, r i one device narked "PS	ead as 'o' e to anothe "	. Reset val er. Please	ues are sh refer to th	iown in hex correspon	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 100-pin devices. The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams. ODCG register is not present in devices marked "PS".	100-pin de diagrams.	vices.						
<b>TABLE 3-38:</b>	-38:	SYSTE	SYSTEM CONTROL REGISTER M	TROL R	EGISTE	ER MAP	L د											
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	1	1			I	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	(1)XXXXX
OSCCON	0742		Ō	COSC<2:0>		I	-	NOSC<2:0>	Δ	CLKLOCK		LOCK	1	СF	I	LPOSCEN	OSWEN	0300 <b>(3)</b>
CLKDIV	0744	ROI	Ō	DOZE<2:0>		DOZEN	Ľ	FRCDIV<2:0>	<0	PLLPOST<1:0>	ST<1:0>	Ι		Р	PLLPRE<4::0>	<		0040 <b>(3)</b>
PLLFBD	0746		Ι				Ι	Ι					PLLDIV<8:0>	< <u>C</u>				0030 <b>(3)</b>
OSCTUN	0748							Ι		I				TUN	TUN<5:0>			0000
Legend: Note 1: 2: 3:	x = unki RCON r OSCCO In device	1own value egister Re∉ N register ∣ es marked	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexade RCON register Reset values dependent on type of Reset. OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset. In devices marked "PS", the Reset state of the CLKDIV and PLLFBD registers is 0x0000.	— = unimpl lependent c is depende eset state o	emented, r in type of R int on the F( if the CLKD		'o'. Reset values are shown ii onfiguration bits and by type c PLLFBD registers is 0x0000.	ues are st its and by sters is 0x	'o'. Reset values are shown in hexadecimal. onfiguration bits and by type of Reset. PLLFBD registers is 0x0000.	adecimal. set.								
<b>TABLE 3-39:</b>	-39:	NVM R	NVM REGISTER MAP	R MAP				-	ŀ	-	-	-	-	-	-			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0260	WR	WREN	WRERR							ERASE		Ι		MVN	NVMOP<3:0>		0000 <b>(1)</b>
NVMKEY	0766												NVN	NVMKEY<7:0>				0000
Legend: x=1 Note 1: Ress TABLE 3-40:	x = unki Reset v: -40:	alue shown PMD R	<ul> <li>x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory w</li> <li>40: PMD REGISTER MAP</li> </ul>		emented, r on other R	ead as '0'. teset state	Reset val s is depen	ues are sr dent on th	own in hex e state of m	<ul> <li>x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.</li> <li>Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.</li> <li><b>PMD REGISTER MAP</b></li> </ul>	or erase of	oerations a	t the time of	Reset.				
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QEIMD	PWMMD	DCIMD	I2C1MD	UZMD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	<b>OC3MD</b>	OC2MD	OC1MD	0000
PMD3	0774	T9MD	T8MD	T7MD	T6MD	I		Ι	I		Ι			Ι	I	I2C2MD	<b>AD2MD</b>	0000

dsPIC33F

### 3.2.7 SOFTWARE STACK


In addition to its use as a working register, the W15 register in the dsPIC33F devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 3-8. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.


Note:	A PC push during exception processing
	concatenates the SRL register to the MSB
	of the PC prior to the push.

The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





### 3.3 Instruction Addressing Modes

The addressing modes in Table 3-41 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

### 3.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

### 3.3.2 MCU INSTRUCTIONS

The 3-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (i.e., the addressing mode can only be register direct) which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

	TABLE 3-41:	FUNDAMENTAL ADDRESSING MODES SUPPORTED
--	-------------	--

Addressing Mode	Description				
File Register Direct	The address of the file register is specified explicitly.				
Register Direct	The contents of a register are accessed directly.				
Register Indirect	The contents of Wn forms the EA.				
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.				
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.				
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.				
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.				

# 3.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the Addressing mode specified in the instruction can differ								
	for the source and destination EA.								
	However, the 4-bit Wb (Register Offset)								
	field is shared between both source and								
	destination (but typically only used by								
	one).								

In summary, the following Addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not	all	instructions	support	all	the		
	Addr	essii	ng modes give	en above. I	ndivi	dual		
	instructions may support different subsets							
	of the	ese /	Addressing mo	odes.				

### 3.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of addressing modes to allow the user to effectively manipulate the data pointers through register indirect tables.

The 2-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU and W10 and W11 will always be directed to the Y

AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is only available for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the  ${\tt MAC}$  class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

### 3.3.5 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

### 3.4 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively. In general, any particular circular buffer can only be configured to operate in one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers which have a power-of-2 length. As these buffers satisfy the start and end address criteria, they may operate in a bidirectional mode (i.e., address boundary checks will be performed on both the lower and upper address boundaries).

### 3.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 3-1).

Note:	Y space Modulo Addressing EA calcula-									
	tions assume word sized data (LSb of									
	every EA is always clear).									

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).


# 3.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select which registers will operate with Modulo Addressing. If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled. Similarly, if YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 3-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.

### FIGURE 3-9: MODULO ADDRESSING OPERATION EXAMPLE



### 3.4.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. It is important to realize that the address boundaries check for addresses less than, or greater than, the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes may, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (e.g., [W7+W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

### 3.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data re-ordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which may be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

# 3.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when:

- BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing).
- 2. The BREN bit is set in the XBREV register.
- 3. The addressing mode used is Register Indirect with Pre-Increment or Post-Increment.

If the length of a bit-reversed buffer is  $M = 2^N$  bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.


Note:	All bit-reversed EA calculations assume
	word sized data (LSb of every EA is
	always clear). The XB value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is only executed for Register Indirect with Pre-Increment or Post-Increment Addressing and word sized data writes. It will not function for any other addressing mode or for byte sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note:	Modulo Addressing and Bit-Reversed
	Addressing should not be enabled
	together. In the event that the user attempts
	to do so, Bit-Reversed Addressing will
	assume priority when active for the X
	WAGU and X WAGU Modulo Addressing
	will be disabled. However, Modulo
	Addressing will continue to function in the X
	RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, then a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.





<b>TABLE 3-42</b> :	<b>BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)</b>	

	U 12.						,		
Normal Address					Bit-Reversed Address				
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

### 3.6 Interfacing Program and Data Memory Spaces

The dsPIC33F architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33F architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

### 3.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).


For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 3-43 and Figure 3-11 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

<b>TABLE 3-43</b> :	PROGRAM SPACE ADDRESS CONSTRUCTION
IADEE 5-45.	

	Access	Program Space Address						
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>		
Instruction Access	User	0 PC<22:1>				0		
(Code Execution)		0xx xxxx xxxx xxxx xxxx xxx0						
TBLRD/TBLWT (Byte/Word Read/Write)	User	TB	LPAG<7:0>	Data EA<15:0>				
		0xxx xxxx xxxx xxxx xxxx						
	Configuration	TB	LPAG<7:0>	Data EA<15:0>				
		1xxx xxxx xx			xxxx xxxx xxxx xxxx			
Program Space Visibility	User	0 PSVPAG<7		<7:0> Data EA<14:0> <sup>(1</sup>		0>(1)		
(Block Remap/Read)		0	xxxx xxxx		xxx xxxx xxxx xxxx			

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.



### FIGURE 3-11: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION

### 3.6.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

1. TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).


In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.

2. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



### **FIGURE 3-12:** ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

### 3.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 3-13), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.


## **Note:** PSV access is temporarily disabled during table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.



### FIGURE 3-13: PROGRAM SPACE VISIBILITY OPERATION

NOTES:

### 4.0 RESETS

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode and Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 4-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.


# Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 4-1). A POR will clear all bits, except for the POR bit (RCON<0>), that are set. The user can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

**Note:** The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

### FIGURE 4-1: RESET SYSTEM BLOCK DIAGRAM



<b>B</b> / · · · ·	<b>-</b> /··· -						<b>- - - -</b>
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0
TRAPR	IOPUWR	—			—	—	VREGS
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN <sup>(2)</sup>	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	TRAPR: Trap	Reset Flag bit					
		onflict Reset has onflict Reset has		d			
bit 14		gal Opcode or l			at Flag hit		
DIL 14		al opcode detec			•	ized W registe	ar used as an
		Pointer caused					
	0 = An illega	l opcode or unir	itialized W R	eset has not o	ccurred		
bit 13-9	Unimplemen	ted: Read as 'o	)'				
bit 8		age Regulator S	-				
		egulator goes ir egulator is activ			eep		
bit 7	-	nal Reset (MCLI	-				
		Clear (pin) Res Clear (pin) Res					
bit 6		ire Reset (Instru					
	1 = A reset	instruction has	been execute	ed			
		instruction has					
bit 5		oftware Enable/I	Disable of WI	DT bit <sup>(2)</sup>			
	1 = WDT is e 0 = WDT is d						
bit 4	WDTO: Watc	hdog Timer Tim	e-out Flag bi	t			
		e-out has occurr e-out has not oc					
bit 3	SLEEP: Wak	e-up from Sleep	Flag bit				
		as been in Sleep					
		as not been in S	-				
bit 2		up from Idle Flag	g bit				
	1 = Device wa	as in Idle mode					

### RCON: RESET CONTROL REGISTER<sup>(1)</sup> **REGISTER 4-1:**

bit 1

0 = Device was not in Idle mode

BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred 0 = A Brown-out Reset has not occurred

cause a device Reset.

SWDTEN bit setting.

Note 1: All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the

### REGISTER 4-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup>

- bit 0 POR: Power-on Reset Flag bit
  - 1 = A Power-up Reset has occurred
  - 0 = A Power-up Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
  - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap conflict event	POR
IOPUWR (RCON<14>)	Illegal opcode or uninitialized W register access	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR
BOR (RCON<1>	BOR	—
POR (RCON<0>)	POR	—

### TABLE 4-1: RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

### 4.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 4-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 8.0 "Oscillator Configuration"** for further details.

# TABLE 4-2:OSCILLATOR SELECTION vs.TYPE OF RESET (CLOCK<br/>SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	Oscillator Configuration bits
BOR	(FNOSC<2:0>)
MCLR	COSC Control bits
WDTR	(OSCCON<14:12>)
SWR	

### 4.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 4-3. The system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code also depends on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	FSCM Delay	Notes
POR	EC, FRC, LPRC	TPOR + TSTARTUP + TRST	_	_	1, 2, 3
	ECPLL, FRCPLL	TPOR + TSTARTUP + TRST	ТLОСК	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Tost	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	TFSCM	1, 2, 3, 4, 5, 6
MCLR	Any Clock	Trst	—	_	3
WDT	Any Clock	Trst	—	_	3
Software	Any clock	Trst	—		3
Illegal Opcode	Any Clock	Trst	—	_	3
Uninitialized W	Any Clock	Trst	—	_	3
Trap Conflict	Any Clock	Trst			3

### TABLE 4-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

**Note 1:** TPOR = Power-on Reset delay (10  $\mu$ s nominal).

- **2:** TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, only if the regulator is enabled.
- 3: TRST = Internal state Reset time (20 µs nominal).
- **4:** TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- **5:** TLOCK = PLL lock time (20  $\mu$ s nominal).
- **6:** TFSCM = Fail-Safe Clock Monitor delay (100  $\mu$ s nominal).

### 4.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

### 4.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

### 4.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 100  $\mu$ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

### 4.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers. The Reset value for the Reset Control register, RCON, depends on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Configuration register.

### 5.0 FLASH PROGRAM MEMORY

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

The dsPIC33F devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- 1. In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- 2. Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33F device to be serially programmed while in the end application circuit. This is simply done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGC1/PGD1, PGC2/PGD2 or PGC3/PGD3), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.


RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user can write program memory data in blocks or 'rows' of 64 instructions (192 bytes) at a time, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.

### 5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.



### FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS

### 5.2 RTSP Operation

The dsPIC33F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row at a time. The 8-row erase pages and single row write rows are edgealigned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers in sequential order. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

### 5.3 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.4 "Programming Operations"** for further details.

### 5.4 **Programming Operations**

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. A programming operation is nominally 4 ms in duration and the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

### REGISTER 5-1: NVMCOM: FLASH MEMORY CONTROL REGISTER

R/SO-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	—	_			_
bit 15							bit 8
U-0	R/W-0 <sup>(1)</sup>	U-0	U-0	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>
_	ERASE         —         —         NVMOP<3:0> <sup>(2)</sup>						
bit 7			I				bit (
Legend:		SO = Satiable	only bit				
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	cleared b	v narawara on					
	<ul> <li>0 = Program</li> <li>WREN: Write</li> <li>1 = Enable Fl</li> <li>0 = Inhibit Fla</li> <li>WRERR: Writ</li> <li>1 = An impropational mathematical mathema</li></ul>	or erase opera Enable bit lash program/e ash program/er e Sequence El per program or cally on any se	erase operation ase operation rror Flag bit rerase sequent t attempt of th	ete and inactive ons ns ence attempt or ne WR bit)	termination has	s occurred (bit i	is set
bit 13	<ul> <li>Program</li> <li>WREN: Write</li> <li>Enable F</li> <li>Inhibit Fla</li> <li>WRERR: Write</li> <li>An improproduction</li> <li>The program</li> </ul>	or erase opera Enable bit lash program/e ash program/er e Sequence E per program or cally on any se ram or erase o	erase operation ase operation rror Flag bit rerase seque t attempt of th peration com	ete and inactive ons ns ence attempt or	termination has	s occurred (bit i	is set
bit 14 bit 13 bit 12-7 bit 6	<ul> <li>0 = Program</li> <li>WREN: Write</li> <li>1 = Enable Flate</li> <li>0 = Inhibit Flate</li> <li>WRERR: Write</li> <li>1 = An impropriation</li> <li>0 = The program</li> <li>Unimplement</li> </ul>	or erase opera Enable bit lash program/er ash program/er e Sequence Er per program or cally on any se ram or erase o ted: Read as 'o	erase operation rase operation rror Flag bit rease sequent t attempt of the peration com	ete and inactive ons ns ence attempt or ne WR bit)	termination has	s occurred (bit i	is set
bit 13 bit 12-7	<ul> <li>0 = Program</li> <li>WREN: Write</li> <li>1 = Enable Fl</li> <li>0 = Inhibit Fla</li> <li>WRERR: Write</li> <li>1 = An improgram automatic</li> <li>0 = The program</li> <li>Unimplement</li> <li>ERASE: Erass</li> <li>1 = Perform to the program</li> </ul>	or erase opera Enable bit lash program/er ash program/er e Sequence Er per program or cally on any se ram or erase o ted: Read as 'o e/Program Ena he erase opera	erase operation rase operation rror Flag bit r erase seque t attempt of th peration com o' able bit ation specifier	ete and inactive ons ns ence attempt or ne WR bit) pleted normally d by NVMOP<3	termination has	t WR command	1
bit 13 bit 12-7	<ul> <li>Program</li> <li>WREN: Write</li> <li>Enable F</li> <li>Inhibit Fla</li> <li>WRERR: Write</li> <li>An impropation</li> <li>The prog</li> <li>Unimplement</li> <li>ERASE: Eras</li> <li>Perform t</li> <li>Perform t</li> </ul>	or erase opera Enable bit lash program/er ash program/er e Sequence Er per program or cally on any se ram or erase o ted: Read as 'o e/Program Ena he erase opera	erase operation rase operation rror Flag bit erase seque t attempt of th peration com o' able bit ation specifier peration speci	ete and inactive ons ns ence attempt or ne WR bit) pleted normally d by NVMOP<3	termination has , 3:0> on the next	t WR command	1
bit 13 bit 12-7 bit 6	<ul> <li>0 = Program</li> <li>WREN: Write</li> <li>1 = Enable F</li> <li>0 = Inhibit Fla</li> <li>WRERR: Write</li> <li>1 = An impropation</li> <li>0 = The prog</li> <li>Unimplement</li> <li>ERASE: Eras</li> <li>1 = Perform t</li> <li>0 = Perform t</li> </ul>	or erase opera Enable bit lash program/er e Sequence El per program or cally on any se ram or erase o ted: Read as 'o e/Program Ena he erase opera he program op	erase operation ase operation rror Flag bit erase sequent t attempt of the peration com o' able bit ation specifier veration specifier o'	ete and inactive ons ence attempt or ne WR bit) pleted normally d by NVMOP<3 fied by NVMOP	termination has , 3:0> on the next	t WR command	1

2: All other combinations of NVMOP<3:0> are unimplemented.

### 5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
  - a) Set the NVMOP bits (NVMCOM<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCOM<6>) and WREN (NVMCOM<14>) bits.
  - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
  - c) Write 55h to NVMKEY.
  - d) Write AAh to NVMKEY.
  - e) Set the WR bit (NVMCOM<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
  - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 55h to NVMKEY.
  - c) Write AAh to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

### EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	i
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL WO, [WO]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted



			-	
;	Set up NVMCO	N for row programming operations	5	
	MOV	#0x4001, W0	;	
	MOV	W0, NVMCON	;	Initialize NVMCON
;	Set up a poi	nter to the first program memory	, loc	ation to be written
;	program memo	ry selected, and writes enabled		
	MOV	#0x0000, W0	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	;	An example program memory address
;	Perform the	TBLWT instructions to write the	latc	hes
;	0th_program_	word		
	MOV	#LOW_WORD_0, W2	;	
	MOV	#HIGH_BYTE_0, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	lst_program_	word		
	MOV	#LOW_WORD_1, W2	;	
	MOV	#HIGH_BYTE_1, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	2nd_program	_word		
	MOV	#LOW_WORD_2, W2	;	
	MOV	#HIGH_BYTE_2, W3	;	
		W2, [W0]		Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
	•			
	•			
	•			
;	63rd_program	_word		
	MOV	#LOW_WORD_31, W2	;	
	MOV	#HIGH_BYTE_31, W3	;	
		W2, [W0]		Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch

### EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7 ; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	i
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

NOTES:

### 6.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of **ds**PIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

The **ds**PIC33F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the **ds**PIC33F CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

### 6.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 6-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of 8 nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupts vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

**ds**PIC33F devices implement up to 67 unique interrupts and 5 nonmaskable traps. These are summarized in Table 6-1 and Table 6-2.

### 6.1.1 ALTERNATE VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 6-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

### 6.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The **ds**PIC33F device clears its registers in response to a Reset which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

# dsPIC33F

FIGURE 6-1:	dsPIC33F INTERRUPT VECTOR TABLE

	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	DMA Error Trap Vector		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000014	
	Interrupt Vector 1		
	~		
	~	-	
	~		
	Interrupt Vector 52	0x00007C	Interrupt Vector Table (IVT) <sup>(1)</sup>
~	Interrupt Vector 53	0x00007E	
Drit	Interrupt Vector 54	0x000080	
Li Li	~	-	
erl	~	-	
Ord	- Interrupt Vector 116	0x0000FC	
Decreasing Natural Order Priority	Interrupt Vector 117	0x0000FC	l
tura	Reserved	0x0000100	
Ra	Reserved	0x000100	
Ð	Reserved	0x000102	
asi	Oscillator Fail Trap Vector	-	
cre	Address Error Trap Vector		
De	Stack Error Trap Vector		
_	Math Error Trap Vector	-	
	DMA Error Trap Vector		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1		
	~		
	~		
	~		Alternate Interrupt Vector Table (AIVT) <sup>(1)</sup>
	Interrupt Vector 52	0x00017C	
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~		
	~	-	
	~		l.
	Interrupt Vector 116	0.000455	
↓	Interrupt Vector 117	0x0001FE	
•	Start of Code	0x000200	
Note	1: See Table 6-1 for the list of implement	ented interrupt v	rectors.

TABLE 6-1: INTERRUPT VECTORS					
Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source	
8	0	0x000014	0x000114	INT0 – External Interrupt 0	
9	1	0x000016	0x000116	IC1 – Input Compare 1	
10	2	0x000018	0x000118	OC1 – Output Compare 1	
11	3	0x00001A	0x00011A	T1 – Timer1	
12	4	0x00001C	0x00011C	DMA0 – DMA Channel 0	
13	5	0x00001E	0x00011E	IC2 – Input Capture 2	
14	6	0x000020	0x000120	OC2 – Output Compare 2	
15	7	0x000022	0x000122	T2 – Timer2	
16	8	0x000024	0x000124	T3 – Timer3	
17	9	0x000026	0x000126	SPI1E – SPI1 Error	
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done	
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver	
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter	
21	13	0x00002E	0x00012E	ADC1 – ADC 1	
22	14	0x000030	0x000130	DMA1 – DMA Channel 1	
23	15	0x000032	0x000132	Reserved	
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events	
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events	
26	18	0x000038	0x000138	Reserved	
27	19	0x00003A	0x00013A	Change Notification Interrupt	
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1	
29	21	0x00003E	0x00013E	ADC2 – ADC 2	
30	22	0x000040	0x000140	IC7 – Input Capture 7	
31	23	0x000042	0x000142	IC8 – Input Capture 8	
32	24	0x000044	0x000144	DMA2 – DMA Channel 2	
33	25	0x000046	0x000146	OC3 – Output Compare 3	
34	26	0x000048	0x000148	OC4 – Output Compare 4	
35	27	0x00004A	0x00014A	T4 – Timer4	
36	28	0x00004C	0x00014C	T5 – Timer5	
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2	
38	30	0x000050	0x000112	U2RX – UART2 Receiver	
39	31	0x000052	0x000152	U2TX – UART2 Transmitter	
40	32	0x000054	0x000154	SPI2E – SPI2 Error	
41	33	0x000056	0x000156	SPI1 – SPI1 Transfer Done	
42	34	0x000058	0x000158	C1RX – ECAN1 Receive Data Ready	
	01	0,000000	0,000,000	C1E – CAN1 Error (for devices marked "PS")	
43	35	0x00005A	0x00015A	C1 – CAN1 cr ECAN1 Event	
44	36	0x00005C	0x00015A	DMA3 – DMA Channel 3	
45	37	0x00005E	0x00015E	IC3 – Input Capture 3	
40	38	0x000060	0x00013L 0x000160	IC4 – Input Capture 4	
40	39	0x000062	0x000160	IC5 – Input Capture 5	
47	40	0x000062 0x000064	0x000162	IC6 – Input Capture 6	
40	40	0x000066	0x000166	OC5 – Output Compare 5	
49 50	41	0x000068	0x000168	OC6 – Output Compare 6	
50	42	0x000068	0x000168	OC7 – Output Compare 6 OC7 – Output Compare 7	
51			-		
52	44	0x00006C	0x00016C	OC8 – Output Compare 8	

TABLE 6-1: INTERRUPT VECTORS

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
53	45	0x00006E	0x00016E	Reserved
54	46	0x000070	0x000170	DMA4 – DMA Channel 4
55	47	0x000072	0x000172	T6 – Timer6
56	48	0x000074	0x000174	T7 – Timer7
57	49	0x000076	0x000176	SI2C2 – I2C2 Slave Events
58	50	0x000078	0x000178	MI2C2 – I2C2 Master Events
59	51	0x00007A	0x00017A	T8 – Timer8
60	52	0x00007C	0x00017C	T9 – Timer9
61	53	0x00007E	0x00017E	INT3 – External Interrupt 3
62	54	0x000080	0x000180	INT4 – External Interrupt 4
63	55	0x000082	0x000182	C2RX – ECAN2 Receive Data Ready
				C2E – CAN2 Error (for devices marked "PS"
64	56	0x000084	0x000184	C2 – CAN2 or ECAN2 Event
65	57	0x000086	0x000186	PWM – PWM Period Match
66	58	0x000088	0x000188	QEI – Position Counter Compare
67	59	0x00008A	0x00018A	DCIE – DCI Error
68	60	0x00008C	0x00018C	DCID – DCI Transfer Done
69	61	0x00008E	0x00018E	DMA5 – DMA Channel 5
70	62	0x000090	0x000190	Reserved
71	63	0x000092	0x000192	FLTA – MCPWM Fault A
72	64	0x000094	0x000194	FLTB – MCPWM Fault B
73	65	0x000096	0x000196	U1E – UART1 Error
74	66	0x000098	0x000198	U2E – UART2 Error
75	67	0x00009A	0x00019A	Reserved
76	68	0x00009C	0x00019C	DMA6 – DMA Channel 6
77	69	0x00009E	0x00019E	DMA7 – DMA Channel 7
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request
				Reserved (for devices marked "PS")
79	71	0x0000A2	0x0001A2	C2TX – ECAN2 Transmit Data Request
				Reserved (for devices marked "PS")
80-125	72-117	0x0000A4- 0x0000FE	0x0001A4- 0x0001FE	Reserved

### TABLE 6-1: INTERRUPT VECTORS (CONTINUED)

### TABLE 6-2: TRAP VECTORS

Vector Number	/ector Number IVT Address		Trap Source
0	0x000004	0x000084	Reserved
1	0x000006	0x000086	Oscillator Failure
2	0x000008	0x000088	Address Error
3	0x00000A	0x00008A	Stack Error
4	0x00000C	0x00008C	Math Error
5	0x00000E	0x00008E	DMA Error Trap
6	0x000010	0x000090	Reserved
7	0x000012	0x000092	Reserved

### 6.3 Interrupt Control and Status Registers

**ds**PIC33F devices implement a total of 30 registers (29 for devices marked "PS") for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC17 (IPC0 through IPC16 for devices marked "PS")

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a Status bit, which is set by the respective peripherals or external signal and is cleared via software.

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals. The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 6-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 6-1 through Register 6-41, in the following pages.

### REGISTER 6-1: SR: CPU STATUS REGISTER<sup>(3)</sup>

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8

R/W-0 <sup>(2)</sup>	R/W-0 <sup>(2)</sup>	R/W-0 <sup>(2)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 <sup>(1)</sup>	IPL1 <sup>(1)</sup>	IPL0 <sup>(1)</sup>	RA	Ν	OV	Z	С
bit 7							bit 0

### Legend:

Legend:		
C = Clear only bit	R = Readable bit	U = Unimplemented bit, read as '0'
S = Set only bit	W = Writable bit	-n = Value at POR
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 **IPL<2:0>:** CPU Interrupt Priority Level Status bits<sup>(1)</sup> 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled

- 111 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (14)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)
- Note 1: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
  - 2: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.
  - 3: For complete register details, see Register 2-1: "SR: CPU STATUS Register".

### REGISTER 6-2: CORCON: CORE CONTROL REGISTER<sup>(2)</sup>

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
_		—	US	EDT		DL<2:0>	
bit 15				• •			bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(1)</sup>	PSV	RND	IF
bit 7							bit 0
Legend:		C = Clear only	v bit				
R = Readable bit		W = Writable bit		-n = Value at POR		'1' = Bit is set	
0' = Bit is clear	red	ʻx = Bit is unknown		U = Unimplemented bit, read as '0'			

1 = CPU interrupt priority level is greater than 7

- 0 = CPU interrupt priority level is 7 or less
- Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

2: For complete register details, see Register 2-2: "CORCON: CORE Control Register".

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE				
bit 15		·					bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL					
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
bit 15	NSTDIS: Inte	rrupt Nesting D	isable bit								
		nesting is disab									
	-	nesting is enab									
bit 14		cumulator A O	•	•							
		caused by ove not caused by									
bit 13	•	,									
		<b>OVBERR:</b> Accumulator B Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator B									
	0 = Trap was not caused by overflow of Accumulator B										
bit 12	COVAERR: Accumulator A Catastrophic Overflow Trap Enable bit										
	<ul> <li>1 = Trap was caused by catastrophic overflow of Accumulator A</li> <li>0 = Trap was not caused by catastrophic overflow of Accumulator A</li> </ul>										
bit 11	-	-	-								
	<b>COVBERR:</b> Accumulator B Catastrophic Overflow Trap Enable bit 1 = Trap was caused by catastrophic overflow of Accumulator B										
		not caused by									
bit 10	OVATE: Accumulator A Overflow Trap Enable bit										
	<ul> <li>1 = Trap overflow of Accumulator A</li> <li>0 = Trap disabled</li> </ul>										
bit 9	-		orflow Tran En	ahla hit							
bit 9	<b>OVBTE:</b> Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B										
	0 = Trap disabled										
bit 8	COVTE: Catastrophic Overflow Trap Enable bit										
	<ul> <li>1 = Trap on catastrophic overflow of Accumulator A or B enabled</li> <li>0 = Trap disabled</li> </ul>										
bit 7	•	Shift Accumula	tor Error Statu	us bit							
		or trap was cau			or shift						
	0 = Math erro	or trap was not	caused by an	invalid accumu	lator shift						
bit 6	DIV0ERR: Ar	ithmetic Error S	Status bit								
	<ul> <li>1 = Math error trap was caused by a divide by zero</li> <li>0 = Math error trap was not caused by a divide by zero</li> </ul>										
bit 5		DMA Controller	-	-							
	1 = DMA con	troller error trap	has occurred	ł							
	$0 = DMA \operatorname{con}$	troller error trap	has not occu	irred							
bit 4		Arithmetic Error									
		or trap has occu									
	o = wain erro	or trap has not o	louned								

## REGISTER 6-3: INTCON1: INTERRUPT CONTROL REGISTER 1

## REGISTER 6-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	<ul><li>1 = Address error trap has occurred</li><li>0 = Address error trap has not occurred</li></ul>
bit 2	STKERR: Stack Error Trap Status bit
	<ol> <li>Stack error trap has occurred</li> <li>Stack error trap has not occurred</li> </ol>
bit 1	<b>OSCFAIL:</b> Oscillator Failure Trap Status bit
	<ul><li>1 = Oscillator failure trap has occurred</li><li>0 = Oscillator failure trap has not occurred</li></ul>
bit 0	Unimplemented: Read as '0'

REGISTER	0-4. INTCO									
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
ALTIVT	DISI	—	—	—	—		—			
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
0-0	0-0	0-0	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP			
 bit 7				INTSEF			bit C			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	1 = Use alterr 0 = Use stand	hate vector tab lard (default)	vector table	Table bit						
bit 14	<b>DISI:</b> DISI In 1 = DISI inst 0 = DISI inst	ruction is activ	/e							
bit 13-5	Unimplement	ted: Read as	ʻ0'							
bit 4	INT4EP: Exte	rnal Interrupt	4 Edge Detect	Polarity Select	t bit					
	<ul> <li>1 = Interrupt on negative edge</li> <li>0 = Interrupt on positive edge</li> </ul>									
bit 3	INT3EP: Exte	rnal Interrupt	3 Edge Detect	Polarity Select	t bit					
	<ul> <li>1 = Interrupt on negative edge</li> <li>0 = Interrupt on positive edge</li> </ul>									
bit 2	INT2EP: Exte	NT2EP: External Interrupt 2 Edge Detect Polarity Select bit								
	1 = Interrupt c 0 = Interrupt c									
bit 1	INT1EP: Exte	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit								
	1 = Interrupt c 0 = Interrupt c									
bit 0	INT0EP: Exte	rnal Interrupt	0 Edge Detect	Polarity Select	t bit					
	1 = Interrupt o		1							

#### REGISTER 6-4: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER	6-5: IFS0: I	NTERRUPT	FLAG STAT	US REGISTE	ER 0					
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF			
bit 15							bit 8			
<b>D</b> 4 4 4 0	<b>D</b> 444 o	D M M A	<b>D</b> 444 a	<b>D</b> 444 0	<b>D</b> 4 4 4	<b>D</b> 444 o	<b>D</b> 444 0			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IF bit 7	OC2IF	IC2IF	DMA01IF	T1IF	OC1IF	IC1IF	INT0IF bit			
							DIL			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value a	It POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15	Unimplemen	ted: Read as	<b>'</b> Ω'							
bit 14	-			Complete Interr	upt Flag Status	s bit				
		request has oc								
		request has no								
bit 13			•	rupt Flag Statu	s bit					
		<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>								
bit 12	•	•		n Status hit						
011 12	<b>U1TXIF:</b> UART1 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 11	U1RXIF: UART1 Receiver Interrupt Flag Status bit									
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
h:+ 40		-		- :4						
bit 10		SPI1IF: SPI1 Event Interrupt Flag Status bit								
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 9	SPI1EIF: SPI	SPI1EIF: SPI1 Fault Interrupt Flag Status bit								
	1 = Interrupt request has occurred									
L:1.0	-	request has no								
bit 8		T3IF: Timer3 Interrupt Flag Status bit								
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 7	T2IF: Timer2	-								
	1 = Interrupt request has occurred									
		request has no								
bit 6	-	-		upt Flag Status	bit					
	•	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>								
bit 5	•	•		Flag Status bit						
	-	request has oc	-							
		request has no								
bit 4				Complete Interr	upt Flag Status	s bit				
		request has or								
	o = interrupt r	request has no	n occurred							

## REGISTER 6-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

## REGISTER 6-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 3	T1IF: Timer1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INT0IF: External Interrupt 0 Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

REGISTER	6-6: IFS1:	INTERRUPT	FLAG STAT	IUS REGISTI	ER 1					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA21IF			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IC8IF	IC7IF	AD2IF	INT1IF	CNIF		MI2C1IF	SI2C1IF			
bit 7	10711	, lozii		Ortin		WIL20 TH	bit C			
Legend:										
R = Readabl		W = Writable		-	mented bit, rea					
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkı	nown			
bit 15	U2TXIF: UAF	RT2 Transmitte	er Interrupt Fla	g Status bit						
		request has o	-	•						
	0 = Interrupt	request has n	ot occurred							
bit 14			Interrupt Flag	Status bit						
		1 = Interrupt request has occurred								
L:40	-	request has n		:.						
bit 13	INT2IF: External Interrupt 2 Flag Status bit									
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 12	•	•								
	<b>T5IF:</b> Timer5 Interrupt Flag Status bit 1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 11	T4IF: Timer4 Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	-	request has n								
bit 10	OC4IF: Output Compare Channel 4 Interrupt Flag Status bit									
	<ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>									
bit 9	OC3IF: Outp	ut Compare C	hannel 3 Interr	upt Flag Status	s bit					
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 8	DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
bit 7	<ul> <li>0 = Interrupt request has not occurred</li> <li>IC8IF: Input Capture Channel 8 Interrupt Flag Status bit</li> </ul>									
	-	-	-	r lag olalus bit						
	<ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>									
bit 6	IC7IF: Input (	Capture Chan	nel 7 Interrupt	Flag Status bit						
	-	request has o	-	C						
	•	request has n								
bit 5			•	rupt Flag Statu	s bit					
		request has o								
hit 1	-	request has n		i+						
bit 4		mai merrupt '	Flag Status b	п						

#### **IFS1: INTERRUPT FLAG STATUS REGISTER 1 REGISTER 6-6:**

- 1 = Interrupt request has occurred
- 0 = Interrupt request has not occurred

#### REGISTER 6-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

- bit 3 **CNIF:** Input Change Notification Interrupt Flag Status bit
  - 1 = Interrupt request has occurred
  - 0 = Interrupt request has not occurred
- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
  - 1 = Interrupt request has occurred
    - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
  - 1 = Interrupt request has occurred
  - 0 = Interrupt request has not occurred

REGISTER	6-7: IFS2:1	INTERRUPT	FLAG STAT	US REGIST	ER 2					
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T6IF	DMA4IF	—	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF			
bit 7	10-111	10011	Divi/ton	0111	Ontokii	011211	bit (			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15	T6IF: Timer6	Interrupt Flag	Status bit							
		request has oc								
		request has no								
bit 14	DMA4IF: DM	A Channel 4 D	ata Transfer (	Complete Interi	upt Flag Status	s bit				
		<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>								
hit 10	•									
bit 13 bit 12	-	ited: Read as		unt Eloa Statur	- hit					
DIL 12	<b>OC8IF:</b> Output Compare Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 11	OC7IF: Output Compare Channel 7 Interrupt Flag Status bit									
1 = Interrupt request			est has occurred est has not occurred							
hit 10	•	•		unt Flog Statur	a hit					
bit 10	OC6IF: Output Compare Channel 6 Interrupt Flag Status bit									
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 9	OC5IF: Output	OC5IF: Output Compare Channel 5 Interrupt Flag Status bit								
	1 = Interrupt request has occurred									
1 1 0	•	0 = Interrupt request has not occurred								
bit 8	IC6IF: Input Capture Channel 6 Interrupt Flag Status bit									
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 7	IC5IF: Input Capture Channel 5 Interrupt Flag Status bit									
		1 = Interrupt request has occurred								
	-	request has no								
bit 6	-	IC4IF: Input Capture Channel 4 Interrupt Flag Status bit								
		<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>								
bit 5		-		Flag Status bit						
		request has oc								
		request has no								
bit 4				Complete Intern	upt Flag Status	s bit				
		request has or								
	0 = interrupt	request has no	n occurred							

## REGISTER 6-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

## REGISTER 6-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

bit 3	C1IF: ECAN1 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 2	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	SPI2EIF: SPI2 Error Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

REGISTER 6	5-8: IFS2: INTERRUPT FLAG STATUS REGIS	STER 2 ("PS" [	DEVICES)							
R/W-0	R/W-0 U-0 R/W-0 R/W-0	R/W-0	R/W-0	R/W-0						
T6IF	DMA4IF — OC8IF OC7IF	OC6IF	OC5IF	IC6IF						
bit 15				bit 8						
R/W-0	R/W-0 R/W-0 R/W-0 R/W-0	R/W-0	R/W-0	R/W-0						
IC5IF	IC4IF IC3IF DMA3IF C1IF	C1EIF	SPI2IF	SPI2EIF						
bit 7				bit (						
Legend:										
R = Readable	e bit W = Writable bit U = Unimp	plemented bit, rea	ad as '0'							
-n = Value at F	POR '1' = Bit is set '0' = Bit is	cleared	x = Bit is unkr	nown						
bit 15	T6IF: Timer6 Interrupt Flag Status bit									
	<ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>									
bit 14	<b>DMA4IF:</b> DMA Channel 4 Data Transfer Complete Int	terrupt Flag Statu	ıs bit							
	<ul> <li>1 = Interrupt request has occurred</li> </ul>									
	0 = Interrupt request has not occurred									
bit 13	Unimplemented: Read as '0'									
bit 12	OC8IF: Output Compare Channel 8 Interrupt Flag Sta	atus bit								
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
oit 11	<b>OC7IF:</b> Output Compare Channel 7 Interrupt Flag Sta	atus bit								
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 10	OC6IF: Output Compare Channel 6 Interrupt Flag Sta	atus bit								
	1 = Interrupt request has occurred									
bit 9	<ul> <li>0 = Interrupt request has not occurred</li> <li>OC5IF: Output Compare Channel 5 Interrupt Flag Sta</li> </ul>	atuc hit								
Dit 9	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 8	<b>IC6IF:</b> Input Capture Channel 6 Interrupt Flag Status	bit								
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>	5 N								
bit 7	<b>IC5IF:</b> Input Capture Channel 5 Interrupt Flag Status	bit								
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 6	IC4IF: Input Capture Channel 4 Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
bit 5	0 = Interrupt request has not occurred	bit								
	1 = Interrupt request has occurred	IC3IF: Input Capture Channel 3 Interrupt Flag Status bit								
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 4	DMA3IF: DMA Channel 3 Data Transfer Complete In	terrupt Flag Statu	is bit							
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 3	C1IF: CAN1 Event Interrupt Flag Status bit									
	<ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>									

## REGISTER 6-8: IFS2: INTERRUPT FLAG STATUS REGISTER 2 ("PS" DEVICES) (CONTINUED)

bit 2	C1EIF: CAN1 Error Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit
	<ol> <li>I = Interrupt request has occurred</li> </ol>
	0 = Interrupt request has not occurred
bit 0	SPI2EIF: SPI2 Error Interrupt Flag Status bit

- 1 = Interrupt request has occurred
- 0 = Interrupt request has not occurred

REGISTER	6-9: IFS3:	INTERRUPT	FLAG STAT	US REGIST	ER 3					
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
FLTAIF		DMA5IF	DCIIF	DCIEIF	QEIIF	PWMIF	C2IF			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF			
bit 7							bit (			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkn	iown			
bit 15		M Foult A Intor	runt Elog Stati	ua hit						
		M Fault A Inter request has oc								
		request has no								
bit 14		nted: Read as								
bit 13	DMA5IF: DM	/A Channel 5 D	ata Transfer (	Complete Inter	rupt Flag Status	bit				
	1 = Interrupt	request has oc	curred							
	0 = Interrupt request has not occurred									
bit 12	DCIIF: DCI Event Interrupt Flag Status bit									
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 11	-	Error Interrupt		it						
	1 = Interrupt	request has oc	curred	it.						
bit 10	-	request has no								
	QEIIF: QEI Event Interrupt Flag Status bit 1 = Interrupt request has occurred									
		request has no								
bit 9	<b>PWMIF:</b> PWM Error Interrupt Flag Status bit									
	•	request has or request has no								
bit 8	•	•		bit						
Sit 0	C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 7	C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit									
	<ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>									
bit 6	<ul> <li>INT4IF: External Interrupt 4 Flag Status bit</li> </ul>									
	1 = Interrupt request has occurred									
	0 = Interrupt	request has no	t occurred							
bit 5	INT3IF: External Interrupt 3 Flag Status bit									
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 4	T9IF: Timer9	Interrupt Flag	Status bit							
		request has oc								
	-	request has no								
bit 3		3 Interrupt Flag								
		request has or request has no								

## REGISTER 6-9: IFS3: INTERRUPT FLAG STATUS REGISTER 3 (CONTINUED)

bit 2	MI2C2IF: I2C2 Master Events Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit

- 1 = Interrupt request has occurred0 = Interrupt request has not occurred
- bit 0 **T7IF:** Timer7 Interrupt Flag Status bit
  - 1 = Interrupt request has occurred
    - 0 = Interrupt request has not occurred

REGISTER	0-10: IFS3: I	NIEKKUPT	FLAG STAT	US REGISTE	ER 3 ("PS" DE	VICES)					
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
FLTAIF	—	DMA5IF	DCIIF	DCIEIF	QEIIF	PWMIF	C2IF				
oit 15							b				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
C2EIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF				
bit 7		iiiiiiii	1011	1011		0120211	b				
Legend:											
R = Readab	le hit	W = Writable	hit	II – Unimplei	mented bit, rea	d as 'O'					
-n = Value a		'1' = Bit is se		$0^{\circ} = \text{Bit is cle}$		x = Bit is unkr					
			L		aleu		IOWII				
bit 15	FLTAIF: PWN	/I Fault A Inter	rupt Flag Stati	us bit							
		<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 14	Unimplemen	ted: Read as	ʻ0'								
bit 13	-	Unimplemented: Read as '0' DMA5IF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit									
		request has or			-						
	0 = Interrupt r	request has no	ot occurred								
bit 12	DCIIF: DCI Event Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	0 = Interrupt r	request has no	ot occurred								
bit 11	DCIEIF: DCI Error Interrupt Flag Status bit										
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>										
bit 10	<b>QEIIF:</b> QEI Event Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
1.14.0		0 = Interrupt request has not occurred									
bit 9	PWMIF: PWM Error Interrupt Flag Status bit										
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>										
bit 8											
		C2IF: CAN2 Event Interrupt Flag Status bit									
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred										
bit 7		C2EIF: CAN2 Error Interrupt Flag Status bit									
-		1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred										
bit 6	INT4IF: Exter	INT4IF: External Interrupt 4 Flag Status bit									
		request has or	-								
	0 = Interrupt r	request has no	ot occurred								
bit 5	INT3IF: Exter	INT3IF: External Interrupt 3 Flag Status bit									
	1 = Interrupt request has occurred										
	•	request has no									
bit 4		Interrupt Flag									
	•	equest has or									
1.10		request has no									
bit 3		Interrupt Flag									
		request has or									
	0 = interrupt r	request has no	n occurrea								

#### ~ . ~ ...

# REGISTER 6-10: IFS3: INTERRUPT FLAG STATUS REGISTER 3 ("PS" DEVICES) (CONTINUED)

bit 2	MI2C2IF: I2C2 Master Events Interrupt Flag Status bit
	<ol> <li>I = Interrupt request has occurred</li> </ol>
	0 = Interrupt request has not occurred
bit 1	SI2C2IE: 12C2 Slave Events Interrupt Flag Status bit

- bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit
  - 1 = Interrupt request has occurred
  - 0 = Interrupt request has not occurred
- bit 0 T7IF: Timer7 Interrupt Flag Status bit
  - 1 = Interrupt request has occurred
  - 0 = Interrupt request has not occurred

### REGISTER 6-11: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
	—	_		—	—	—	_					
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0					
C2TXIF	C1TXIF	DMA7IF	DMA6IF	—	U2EIF	U1EIF	FLTBIF					
bit 7							bit 0					
Legend:												
R = Readable bit $W = Writable bit$				U = Unimpler	mented bit, read	l as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown					
bit 15-8	Unimplemen	ted: Read as '	0'									
bit 7	C2TXIF: ECA	C2TXIF: ECAN2 Transmit Data Request Interrupt Flag Status bit										
	1 = Interrupt request has occurred											
	0 = Interrupt request has not occurred											
bit 6	C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit											
	•	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>										
bit 5	<b>DMA7IF:</b> DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit											
	1 = Interrupt request has occurred											
	0 = Interrupt request has not occurred											
bit 4	DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit											
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>											
bit 3		ited: Read as '										
bit 2	•			hit								
	<b>U2EIF:</b> UART2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred											
		0 = Interrupt request has occurred										
bit 1	U1EIF: UART	<b>U1EIF:</b> UART1 Error Interrupt Flag Status bit										
	•	1 = Interrupt request has occurred										
1.1.0		request has no		- h 14								
bit 0		V Fault B Interr		IS DIT								
		request has oc										
	- 1	•										

## REGISTER 6-12: IFS4: INTERRUPT FLAG STATUS REGISTER 4 (DEVICES MARKED "PS")

					•		,				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
	—		—	—	—	—	_				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
	<u> </u>			<u> </u>	U2EIF	U1EIF	FLTBIF				
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'								
-n = Value at POR '1' = Bit i		'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown				
bit 15-3	Unimplemen	ted: Read as '	0'								
bit 2	U2EIF: UART	2 Error Interru	pt Flag Status	bit							
	•	1 = Interrupt request has occurred									
	•	0 = Interrupt request has not occurred									
bit 1		1 Error Interru	•	bit							
		request has oc									
	0 = Interrupt i	request has no	t occurred								
bit 0	FLTBIF: PWN	VI Fault B Interr	upt Flag Statu	is bit							
	1 = Interrupt i	request has oc	curred								
	0 = Interrupt i	request has no	t occurred								

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE				
bit 7	OCZIE	ICZIE	DIVIAULE		OCTIE	ICTIE	bit C				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own				
bit 15	Unimplemen	ted: Read as '	0'								
bit 14				Complete Interr	upt Enable bit						
		request enable request not ena									
bit 13	•	•		rupt Enable bit							
	1 = Interrupt	request enable	d	•							
bit 12	<ul> <li>0 = Interrupt request not enabled</li> <li>U1TXIE: UART1 Transmitter Interrupt Enable bit</li> </ul>										
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>										
L:1. 4.4				L- L-14							
bit 11	<b>U1RXIE:</b> UART1 Receiver Interrupt Enable bit 1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 10	SPI1IE: SPI1 Event Interrupt Enable bit										
		request enable request not en									
bit 9	<ul> <li>0 = Interrupt request not enabled</li> <li>SPI1EIE: SPI1 Error Interrupt Enable bit</li> </ul>										
	1 = Interrupt request enabled										
	-	request not en									
bit 8	T3IE: Timer3 Interrupt Enable bit										
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>										
bit 7	T2IE: Timer2 Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 6	<b>OC2IE:</b> Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled										
		request enable									
bit 5	IC2IE: Input Capture Channel 2 Interrupt Enable bit										
		request enable request not en									
bit 4	-	-		Complete Interr	upt Enable bit						
	1 = Interrupt	request enable	d								
	-	request not en									
bit 3	T1IE: Timer1	Interrupt Enab									
	1 = Interrupt I		-								

## REGISTER 6-13: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

- 1 = Interrupt request enabled
- 0 = Interrupt request not enabled
- bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled
- bit 0 INTOIE: External Interrupt 0 Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled

REGISTER	6-14: IEC1:	INTERRUPT	ENABLE C	ONTROL RE	GISTER 1							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE					
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
IC8IE	IC7IE	AD2IE	INT1IE	CNIE	—	MI2C1IE	SI2C1IE					
bit 7							bit					
Legend:												
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'						
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15	U2TXIE: UAF	RT2 Transmitte	er Interrupt Ena	able bit								
		request enable request not en										
bit 14	-	-	Interrupt Enab	le bit								
		1 = Interrupt request enabled										
<b>h</b> :+ 40	-	0 = Interrupt request not enabled										
bit 13	INT2IE: External Interrupt 2 Enable bit 1 = Interrupt request enabled											
	<ul> <li>I = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>											
bit 12	•	Interrupt Enal										
	1 = Interrupt request enabled											
	0 = Interrupt request not enabled											
bit 11	T4IE: Timer4 Interrupt Enable bit											
	1 = Interrupt request enabled											
bit 10	0 = Interrupt request not enabled											
	<b>OC4IE:</b> Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request enabled											
	0 = Interrupt request not enabled											
bit 9	OC3IE: Output Compare Channel 3 Interrupt Enable bit											
	1 = Interrupt request enabled											
	0 = Interrupt request not enabled											
bit 8	DMA2IE: DMA Channel 2 Data Transfer Complete Interrupt Enable bit											
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>											
bit 7	0 = Interrupt request has not occurred IC8IE: Input Capture Channel 8 Interrupt Enable bit											
	•	1 = Interrupt request has occurred										
		0 = Interrupt request has not occurred										
bit 6	IC7IE: Input C	IC7IE: Input Capture Channel 7 Interrupt Enable bit										
	-	request has or										
L:1. C	-	request has no										
bit 5			-	rupt Enable bit								
		request has or request has no										
bit 4	-	rnal Interrupt 1										

## REGISTER 6-14: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

1 = Interrupt request enabled0 = Interrupt request not enabled

#### **REGISTER 6-14: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)**

- bit 3 **CNIE:** Input Change Notification Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled
- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IE: I2C1 Master Events Interrupt Enable bit
  - 1 = Interrupt request enabled
    - 0 = Interrupt request not enabled
- bit 0 SI2C1IE: I2C1 Slave Events Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled

<b>REGISTER 6-15:</b> IEC2: INTERRUPT ENABLE CONTROL REGISTER 2
---

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T6IE	DMA4IE	—	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE				
bit 7	ICHL	ICOL	DIVIAGIL	OTIL	OTIXIE	GFIZIE	bit (				
Legend: R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'					
-n = Value at l		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown				
bit 15	T6IE: Timer6	Interrupt Enab	le bit								
		request enable request not ena									
bit 14	•	•		Complete Inter	rupt Enable bit						
		request has oc									
	•	request has no									
bit 13	-	ted: Read as '									
bit 12	OC8IE: Output Compare Channel 8 Interrupt Enable bit										
	•	request enable request not ena									
bit 11	OC7IE: Output Compare Channel 7 Interrupt Enable bit										
	•	request enable request not ena									
bit 10	OC6IE: Output Compare Channel 6 Interrupt Enable bit										
	•	request enable request not ena									
bit 9	<b>OC5IE:</b> Output Compare Channel 5 Interrupt Enable bit										
	1 = Interrupt request enabled										
h:+ 0	•	request not ena		Frankla hit							
bit 8	IC6IE: Input Capture Channel 6 Interrupt Enable bit 1 = Interrupt request enabled										
	1 = Interrupt request enabled 0 = Interrupt request not enabled										
bit 7	IC5IE: Input Capture Channel 5 Interrupt Enable bit										
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>										
bit 6	<ul> <li>Interrupt request not enabled</li> <li>IC4IE: Input Capture Channel 4 Interrupt Enable bit</li> </ul>										
	•	request enable	•								
	0 = Interrupt request not enabled										
bit 5		Capture Chann	-	Enable bit							
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>										
bit 4	DMA3IE: DM	A Channel 3 D	ata Transfer C	Complete Inter	rupt Enable bit						
		request has oc request has no									
bit 3	C1IE: ECAN1	Event Interrup	ot Enable bit								

## REGISTER 6-15: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2 (CONTINUED)

bit 2	C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>
bit 1	SPI2IE: SPI2 Event Interrupt Enable bit
	<ul><li>1 = Interrupt request enabled</li><li>0 = Interrupt request not enabled</li></ul>
bit 0	SPI2EIE: SPI2 Error Interrupt Enable bit

- 1 = Interrupt request enabled
- 0 = Interrupt request not enabled

REGISTER	6-16: IEC2: INTERRUP	T ENABLE CO	NTROL REC	GISTER 2 ("PS	" DEVICES)					
R/W-0	R/W-0 U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T6IE	DMA4IE —	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE				
bit 15						bit 8				
R/W-0	R/W-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IC5IE	IC4IE IC3IE	DMA3IE	C1IE	C1EIE	SPI2IE	SPI2EIE				
bit 7			4	-1		bit (				
Legend:										
R = Readabl	e bit W = Writab	le bit	U = Unimple	emented bit, read	d as '0'					
-n = Value at	POR '1' = Bit is s	set	'0' = Bit is cl	eared	x = Bit is unk	nown				
bit 15	T6IE: Timer6 Interrupt En	abla bit								
DIC 15	1 = Interrupt request enal									
	0 = Interrupt request enal									
bit 14			Complete Inter	rrupt Enable bit						
		DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request has occurred								
	0 = Interrupt request has									
oit 13	Unimplemented: Read a									
oit 12	OC8IE: Output Compare Channel 8 Interrupt Enable bit									
	<ul> <li>1 = Interrupt request enal</li> <li>0 = Interrupt request not enal</li> </ul>									
oit 11	OC7IE: Output Compare Channel 7 Interrupt Enable bit									
	1 = Interrupt request enabled									
bit 10	0 = Interrupt request not enabled									
	<b>OC6IE:</b> Output Compare Channel 6 Interrupt Enable bit 1 = Interrupt request enabled									
	0 = Interrupt request not e									
bit 9	<b>OC5IE:</b> Output Compare Channel 5 Interrupt Enable bit									
	1 = Interrupt request enabled									
	0 = Interrupt request not e									
bit 8	IC6IE: Input Capture Channel 6 Interrupt Enable bit									
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>									
bit 7	IC5IE: Input Capture Channel 5 Interrupt Enable bit									
	1 = Interrupt request enabled									
	0 = Interrupt request not e									
bit 6		IC4IE: Input Capture Channel 4 Interrupt Enable bit								
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>									
bit 5			Enable bit							
	IC3IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request enabled									
	0 = Interrupt request not e									
oit 4	DMA3IE: DMA Channel 3	Data Transfer C	Complete Inter	rrupt Enable bit						
	1 = Interrupt request has									
	0 = Interrupt request has									
bit 3	C1IE: CAN1 Event Interru	-								
	<ul> <li>1 = Interrupt request has</li> <li>0 = Interrupt request has</li> </ul>									

# REGISTER 6-16: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2 ("PS" DEVICES)

## REGISTER 6-16: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2 ("PS" DEVICES) (CONTINUED)

bit 2	C1EIE: CAN1 Error Interrupt Enable bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

- bit 1 SPI2IE: SPI2 Event Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled
- bit 0 SPI2EIE: SPI2 Error Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled

R/W-0	U-0	R/W-0	R/W-0	R/W-0		R/W-0		R/W-0		R/W-0
FLTAIE	_	DMA5IE	DCIIE	DCIEIE		QEIIE		PWMIE		C2IE
bit 15										bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0		R/W-0		R/W-0
C2RXIE	INT4IE	INT3IE	T9IE	T8IE		MI2C2IE		SI2C2IE		T7IE
bit 7										bit
Legend:										
R = Readable	e bit	W = Writable	bit			nted bit, rea	d a	s '0'		
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is c	lear	ed	Х	= Bit is unl	knov	vn
bit 15	FLTAIE: PW	M Fault A Inter	rupt Enable bi	t						
		request has oc	-							
	•	request has no								
bit 14	Unimplemer	nted: Read as	ʻ0'							
bit 13	DMA5IE: DM	/IA Channel 5 [	Data Transfer (	Complete Inte	errup	t Enable bit				
		request has or request has no								
bit 12	DCIIE: DCI E	Event Interrupt	Enable bit							
		request has or								
	0 = Interrupt	request has no	ot occurred							
bit 11	DCIEIE: DCI Error Interrupt Enable bit 1 = Interrupt request has occurred									
		request has or request has no								
bit 10	QEIIE: QEI E	Event Interrupt	Enable bit							
		request has or request has no								
bit 9	-	M Error Interru								
	1 = Interrupt	request has or request has no	curred							
bit 8	-	2 Event Interru								
	1 = Interrupt	request has or request has no	curred							
bit 7	-	AN2 Receive E		errunt Enable	hit a					
		request has oc	-							
		request has no								
bit 6	INT4IE: Exte	ernal Interrupt 4	Enable bit							
		request has oc								
	-	request has no								
bit 5		ernal Interrupt 3								
		request has or request has no								
bit 4	T9IE: Timer9	9 Interrupt Enat	ole bit							
	-	request has oc								
	-	request has no								
	T8IE: Timer8	Interrupt Engl	No hit							
bit 3		request has or								

## REGISTER 6-17: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3 (CONTINUED)

bit 2	MI2C2IE: I2C2 Master Events Interrupt Enable bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SI2C2IE: I2C2 Slave Events Interrupt Enable bit
	<ol> <li>I = Interrupt request has occurred</li> </ol>
	0 = Interrupt request has not occurred

- bit 0 **T7IE:** Timer7 Interrupt Enable bit
  - I = Interrupt request has occurred
    - 0 = Interrupt request has not occurred

REGISTER 6	6-18: IEC3:	INTERRUPT	ENABLE CO	ONTROL REG	SISTER 3 ("PS	S" DEVICES)				
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
FLTAIE	—	DMA5IE	DCIIE	DCIEIE	QEIIE	PWMIE	C2IE			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
C2EIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE			
bit 7							bit (			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkn	nown			
bit 15	FLTAIE: PW	M Fault A Inter	rupt Enable b	it						
		request has oc								
	-	request has no								
bit 14	-	nted: Read as								
bit 13		/A Channel 5 D		Complete Inter	rupt Enable bit					
		request has or request has no								
bit 12	DCIIE: DCI E	Event Interrupt	Enable bit							
	1 = Interrupt	request has oc	curred							
	-	request has no								
bit 11		DCIEIE: DCI Error Interrupt Enable bit								
		request has or request has no								
bit 10	QEIIE: QEI E	Event Interrupt	Enable bit							
		request has or request has no								
bit 9	PWMIE: PW	M Error Interru	pt Enable bit							
		request has oc								
	•	request has no								
bit 8		Event Interrupt								
		request has oc request has no								
bit 7	-	12 Error Interrup								
		request has oc								
	0 = Interrupt	request has no	ot occurred							
bit 6	INT4IE: Exte	ernal Interrupt 4	Enable bit							
	•	request has oc								
	-	request has no								
bit 5		ernal Interrupt 3								
		request has oc request has no								
bit 4		9 Interrupt Enab								
		request has oc								
	•	request has no								
bit 3	T8IE: Timer8	B Interrupt Enab	ole bit							
		request has oc								
	0 = Interrupt	request has no	ot occurred							

## REGISTER 6-18: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3 ("PS" DEVICES) (CONTINUED)

bit 2	MI2C2IE: I2C2 Master Events Interrupt Enable bit
	<ol> <li>I = Interrupt request has occurred</li> </ol>
	0 = Interrupt request has not occurred
bit 1	SI2C2IE: I2C2 Slave Events Interrupt Enable bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

### bit 0 T7IE: Timer7 Interrupt Enable bit

- 1 = Interrupt request has occurred
- 0 = Interrupt request has not occurred

### REGISTER 6-19: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	_
bit 15						·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
C2TXIE	C1TXIE	DMA7IE	DMA6IE	—	U2EIE	U1EIE	FLTBIE
bit 7							bit (
Legend:							
R = Readabl		W = Writable		•	mented bit, read		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
		tad. Daad aa (	~ <sup>1</sup>				
bit 15-8	-	ted: Read as '		ntorrunt Enghl	a hit		
bit 7		N2 Transmit D	•	nterrupt Enabi	e bit		
		request has not					
bit 6		N1 Transmit D		nterrupt Enabl	e bit		
	1 = Interrupt	request has occ	curred	•			
	0 = Interrupt	request has not	occurred				
bit 5		A Channel 7 D		Complete Enab	le Status bit		
		request has occ					
<b>L</b> :L 4		request has not		Demontate Frank	la Ctatua hit		
bit 4		A Channel 6 D request has occ		Jomplete Enac	ble Status bit		
		request has not					
bit 3	•	ted: Read as '					
bit 2	U2EIE: UART	2 Error Interru	pt Enable bit				
		request has oc					
	0 = Interrupt	request has not	occurred				
bit 1		1 Error Interru					
		request has occ					
1.10	•	request has not					
bit 0		VI Fault B Interr	•	t			
		request has occ request has not					
		equest has not	occurred				

## REGISTER 6-20: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4 (DEVICES MARKED "PS")

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	_	_	U2EIE	U1EIE	FLTBIE
bit 7							bit 0

Legend:				
R = Readat	ole bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-3	Unimple	mented: Read as '0'		
bit 2	<b>U2EIE:</b> L	ART2 Error Interrupt Enable	e bit	
	1 – Intorr	upt request bas occurred		

1 = Interrupt request has occurred
 0 = Interrupt request has not occurred
 bit 1
 U1EIE: UART1 Error Interrupt Enable bit
 1 = Interrupt request has occurred
 0 = Interrupt request has not occurred

- bit 0 FLTBIE: PWM Fault B Interrupt Enable bit
  - 1 = Interrupt request has occurred
  - 0 = Interrupt request has not occurred

#### REGISTER 6-21: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
—		T1IP<2:0>		_		OC1IP<2:0>						
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
—		IC1IP<2:0>		—		INT0IP<2:0>						
bit 7							bit C					
Legend:												
R = Readab	le bit	W = Writable	bit	-	mented bit, rea	id as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
bit 15	Unimpleme	nted: Read as 'o	)'									
bit 14-12	T1IP<2:0>:	Timer1 Interrupt	Priority bits									
	111 = Interr	upt is priority 7 (I	nighest priorit	y interrupt)								
	•											
	•	•										
		001 = Interrupt is priority 1 000 = Interrupt source is disabled										
		•										
bit 11	•	nted: Read as 'o										
bit 10-8		<b>OC1IP&lt;2:0&gt;:</b> Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	111 = Interr	upt is priority 7 (r	nignest priorit	y interrupt)								
	•											
	•											
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 7		nted: Read as '										
bit 6-4		Input Capture C		errupt Priority k	oits							
		upt is priority 7 (I										
	•		0 1	, ,								
	•											
	• 001 = Interr	• 001 = Interrupt is priority 1										
		upt source is dis	abled									
bit 3	Unimpleme	nted: Read as 'o	)'									
bit 2-0	INT0IP<2:0	External Interr	upt 0 Priority	bits								
	111 = Interr	upt is priority 7 (I	nighest priorit	y interrupt)								
	•											
	•											
		upt is priority 1										
	000 = Interr											

### REGISTER 6-22: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		T2IP<2:0>				OC2IP<2:0>					
bit 15	·				•		bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		IC2IP<2:0>	10,00 0	_		DMA0IP<2:0>	1010 0				
bit 7							bit				
Legend:											
R = Readabl	le bit	W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own				
bit 15	Unimpleme	ented: Read as 'o	,								
bit 14-12	-	Timer2 Interrupt									
		upt is priority 7 (h	•	tv interrupt)							
	•		ingricot priori	i intoniași,							
	•										
	• 001 = Interrupt is priority 1										
		upt is priority 1 upt source is disa	ahlad								
bit 11		-									
oit 11	Unimplemented: Read as '0'										
bit 10-8	<b>OC2IP&lt;2:0&gt;:</b> Output Compare Channel 2 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•		lighest phon	iy mienupi)							
	•										
	•										
	001 = Interrupt is priority 1										
	000 = Interr	upt source is disa									
	000 = Interr Unimpleme	upt source is disa nted: Read as 'o	,								
	000 = Interr Unimpleme IC2IP<2:0>:	upt source is disa nted: Read as 'o Input Capture C	, hannel 2 Int		its						
	000 = Interr Unimpleme IC2IP<2:0>:	upt source is disa nted: Read as 'o	, hannel 2 Int		its						
	000 = Interr Unimpleme IC2IP<2:0>:	upt source is disa nted: Read as 'o : Input Capture C	, hannel 2 Int		its						
	000 = Interr Unimpleme IC2IP<2:0>:	upt source is disa nted: Read as 'o : Input Capture C	, hannel 2 Int		its						
	000 = Interr Unimpleme IC2IP<2:0>: 111 = Interr •	upt source is disa nted: Read as 'o : Input Capture C	, hannel 2 Int		its						
	000 = Interr Unimpleme IC2IP<2:0>: 111 = Interr • • 001 = Interr	upt source is disa ented: Read as 'c : Input Capture C upt is priority 7 (h	, hannel 2 Int ighest priori		its						
bit 6-4	000 = Interr Unimpleme IC2IP<2:0>: 111 = Interr • • 001 = Interr 000 = Interr	upt source is disa ented: Read as 'c : Input Capture C upt is priority 7 (h upt is priority 1	,' hannel 2 Int ighest priori abled		its						
bit 6-4 bit 3	000 = Interr Unimpleme IC2IP<2:0>: 111 = Interr • • 001 = Interr 000 = Interr Unimpleme	upt source is disa ented: Read as 'o : Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa	,' hannel 2 Int ighest priori abled	ty interrupt)		rity bits					
bit 6-4 bit 3	000 = Interr Unimpleme IC2IP<2:0>: 111 = Interr • • 001 = Interr 000 = Interr Unimpleme DMA0IP<2:	upt source is disa ented: Read as 'c : Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa ented: Read as 'c	,' hannel 2 Int ighest priori abled ,' el 0 Data Tra	ty interrupt) nsfer Complete		rity bits					
bit 6-4 bit 3	000 = Interr Unimpleme IC2IP<2:0>: 111 = Interr • • 001 = Interr 000 = Interr Unimpleme DMA0IP<2:	upt source is disa ented: Read as 'o : Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa ented: Read as 'o 0>: DMA Channe	,' hannel 2 Int ighest priori abled ,' el 0 Data Tra	ty interrupt) nsfer Complete		rity bits					
bit 7 bit 6-4 bit 3 bit 2-0	000 = Interr Unimpleme IC2IP<2:0>: 111 = Interr • • 001 = Interr 000 = Interr Unimpleme DMA0IP<2:	upt source is disa ented: Read as 'o : Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa ented: Read as 'o 0>: DMA Channe	,' hannel 2 Int ighest priori abled ,' el 0 Data Tra	ty interrupt) nsfer Complete		rity bits					
bit 6-4 bit 3	000 = Interr Unimpleme IC2IP<2:0>: 111 = Interr 001 = Interr 000 = Interr Unimpleme DMA0IP<2: 111 = Interr	upt source is disa ented: Read as 'o : Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa ented: Read as 'o 0>: DMA Channe	,' hannel 2 Int ighest priori abled ,' el 0 Data Tra	ty interrupt) nsfer Complete		rity bits					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		U1RXIP<2:0>				SPI1IP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		SPI1EIP<2:0>				T3IP<2:0>	L.14				
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	ad as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	nown				
bit 15	Unimplem	ented: Read as 'o	· ·								
bit 14-12	-	0>: UART1 Rece		t Priority hits							
DIL 14-12		rupt is priority 7 (I		-							
	•		ingricot priori	ty monopty							
	•										
	• 001 = Interrupt is priority 1										
		rupt source is dis	abled								
bit 11		ented: Read as '									
oit 11 oit 10-8	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•		0	,							
	•										
	• 001 = Interrupt is priority 1										
		rupt source is dis	abled								
bit 7	Unimpleme	ented: Read as '	כ'								
bit 6-4	SPI1EIP<2	:0>: SPI1 Error Ir	nterrupt Prior	ity bits							
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	• 001 = Interrupt is priority 1										
		rupt source is dis	abled								
bit 3	Unimpleme	ented: Read as 'o	כ'								
bit 2-0	T3IP<2:0>:	Timer3 Interrupt	Priority bits								
	111 = Inter	rupt is priority 7 (I	nighest priori	ty interrupt)							
	•										
	•										
	-										
	001 = Inter	rupt is priority 1									

## REGISTER 6-23: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

#### REGISTER 6-24: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
—	—	—				DMA1IP<2:0>					
pit 15							bit 8				
		D M L O	<b>DAAUO</b>		<b>D</b> 444	DAALO	<b>DM</b> ( 0				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		AD1IP<2:0>				U1TXIP<2:0>					
oit 7							bit C				
Legend:											
R = Readab	le bit	W = Writable bit		U = Unimplemented bit, read as '0'							
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
oit 15-11	Unimplemen	nted: Read as 'o	)'								
	-										
bit 10-8	DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	• •										
	• • 001 = Interru	pt is priority 1									
	• • 001 = Interru 000 = Interru	pt is priority 1 pt source is disa	abled								
pit 7	000 = Interru										
	000 = Interru Unimplemen	pt source is disa	)'	e Interrupt Prio	rity bits						
	000 = Interru Unimplemen AD1IP<2:0>:	pt source is disanted: Read as 'o	)' sion Complete	-	rity bits						
	000 = Interru Unimplemen AD1IP<2:0>:	pt source is disa <b>ited:</b> Read as 'converse ADC1 Converse	)' sion Complete	-	rity bits						
	000 = Interru Unimplemen AD1IP<2:0>:	pt source is disa <b>ited:</b> Read as 'converse ADC1 Converse	)' sion Complete	-	rity bits						
bit 7 bit 6-4	000 = Interru Unimplemen AD1IP<2:0>: 111 = Interru • •	pt source is disa <b>ited:</b> Read as '(c ADC1 Convers pt is priority 7 (h	)' sion Complete	-	rity bits						
	000 = Interru Unimplemen AD1IP<2:0>: 111 = Interru • • 001 = Interru	pt source is disa <b>ited:</b> Read as 'o ADC1 Convers pt is priority 7 (h pt is priority 1	<sub>)</sub> ' sion Complete nighest priorit	-	rity bits						
bit 6-4	000 = Interru Unimplemen AD1IP<2:0>: 111 = Interru • • 001 = Interru 000 = Interru	pt source is disa <b>ited:</b> Read as 'o ADC1 Convers pt is priority 7 (h pt is priority 1 pt source is disa	<sub>o</sub> ' sion Complete nighest priorit abled	-	rity bits						
bit 6-4	000 = Interru Unimplemen AD1IP<2:0>: 111 = Interru • • 001 = Interru 000 = Interru	pt source is disa <b>ited:</b> Read as 'o ADC1 Convers pt is priority 7 (h pt is priority 1	<sub>o</sub> ' sion Complete nighest priorit abled	-	rity bits						
bit 6-4 bit 3	000 = Interru Unimplemen AD1IP<2:0>: 111 = Interru • • 001 = Interru 000 = Interru Unimplemen U1TXIP<2:0>	pt source is disa <b>ited:</b> Read as '( a ADC1 Converse pt is priority 7 (h pt is priority 1 pt source is disa <b>ited:</b> Read as '( <b>:</b> UART1 Trans	<sub>o</sub> , sion Complete nighest priorit abled o, mitter Interru	y interrupt) pt Priority bits	rity bits						
bit 6-4 bit 3	000 = Interru Unimplemen AD1IP<2:0>: 111 = Interru • • 001 = Interru 000 = Interru Unimplemen U1TXIP<2:0>	pt source is disa <b>ited:</b> Read as '0 : ADC1 Convers pt is priority 7 (h pt is priority 1 pt source is disa <b>ited:</b> Read as '0	<sub>o</sub> , sion Complete nighest priorit abled o, mitter Interru	y interrupt) pt Priority bits	rity bits						
bit 6-4 bit 3	000 = Interru Unimplemen AD1IP<2:0>: 111 = Interru • • 001 = Interru 000 = Interru Unimplemen U1TXIP<2:0>	pt source is disa <b>ited:</b> Read as '( a ADC1 Converse pt is priority 7 (h pt is priority 1 pt source is disa <b>ited:</b> Read as '( <b>:</b> UART1 Trans	<sub>o</sub> , sion Complete nighest priorit abled o, mitter Interru	y interrupt) pt Priority bits	rity bits						
	000 = Interru Unimplemen AD1IP<2:0>: 111 = Interru • • 001 = Interru 000 = Interru Unimplemen U1TXIP<2:0>	pt source is disa <b>ited:</b> Read as '( a ADC1 Converse pt is priority 7 (h pt is priority 1 pt source is disa <b>ited:</b> Read as '( <b>:</b> UART1 Trans	<sub>o</sub> , sion Complete nighest priorit abled o, mitter Interru	y interrupt) pt Priority bits	rity bits						
bit 6-4 bit 3	000 = Interru Unimplemen AD1IP<2:0>: 111 = Interru • • 001 = Interru 000 = Interru Unimplemen U1TXIP<2:0> 111 = Interru • • • 001 = Interru	pt source is disa <b>ited:</b> Read as 'o ADC1 Converse pt is priority 7 (h pt is priority 1 pt source is disa <b>ited:</b> Read as 'o UART1 Transe pt is priority 7 (h	<sub>o'</sub> sion Complete nighest priorit abled o' mitter Interru nighest priorit	y interrupt) pt Priority bits	rity bits						

### REGISTER 6-25: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
		CNIP<2:0>		—	_						
bit 15	·					·	bit 8				
	R/W-1	R/W-0			R/W-1	R/W-0	DAMO				
U-0	R/W-1		R/W-0	U-0	R/W-1		R/W-0				
		MI2C1IP<2:0>				SI2C1IP<2:0>	hit				
bit 7							bit				
Legend:											
R = Readab	R = Readable bit W = Writable bit			U = Unimpler	mented bit, re	ad as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown					
bit 15	-	ented: Read as '									
bit 14-12	CNIP<2:0>: Change Notification Interrupt Priority bits										
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•										
	•										
	001 = Interrupt is priority 1										
	000 = Interrupt source is disabled										
bit 11-7	Unimplemented: Read as '0'										
bit 6-4	MI2C1IP<2:0>: I2C1 Master Events Interrupt Priority bits										
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•										
	•										
	001 = Interrupt is priority 1										
	000 = Interrupt source is disabled										
bit 3	Unimplemented: Read as '0'										
bit 2-0	SI2C1IP<2:0>: I2C1 Slave Events Interrupt Priority bits										
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•										
	•										
	001 = Interrupt is priority 1										
		upt source is dis									

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC8IP<2:0>		—		IC7IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		AD2IP<2:0>		—		INT1IP<2:0>	
bit 7							bit (
Legend:							
R = Readabl	le bit	W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimplome	ntod. Dood oo 'a	,				
bit 14-12	-	ented: Read as 'd Input Capture C		orrupt Driarity b	ite		
UIL 14-12		upt is priority 7 (h			110		
	•		lighest phon	ty interrupt)			
	•						
	•						
		upt is priority 1	ablad				
L:1 44		upt source is disa					
bit 11	-	ented: Read as 'o			:4-		
bit 10-8		: Input Capture C			IIS		
	⊥⊥⊥ = Interr ●	upt is priority 7 (h	lignest priori	ty interrupt)			
	•						
	•						
		upt is priority 1	- 1- 11				
L:1 7		upt source is disa					
bit 7	-	ented: Read as 'o					
bit 6-4		-: ADC2 Convers	-	-	rity bits		
	111 = Interr	upt is priority 7 (h	nignest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 3		nted: Read as 'o					
	-	>: External Interr		bits			
bit 2-0							
bit 2-0	$\pm \pm \pm - 110011$	upt is priority 7 (h	lighest phon				
Dit 2-0	•	upt is priority 7 (ł	lighest phon	ty interrupt)			
bit 2-0	•	upt is priority 7 (h	lighest phon	ty interrupt)			
dit 2-0	• •	upt is priority 7 (h upt is priority 1	iignest phon	ty interrupt)			

#### REGISTER 6-26: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

#### REGISTER 6-27: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T4IP<2:0>		—		OC4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		OC3IP<2:0>		—		DMA2IP<2:0>	hit O
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	-	nted: Read as '					
bit 14-12		Timer4 Interrupt	-				
	111 = Interr	upt is priority 7 (I	highest priorit	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 11		nted: Read as '					
bit 10-8	OC4IP<2:0>	-: Output Compa	re Channel 4	Interrupt Prior	rity bits		
	111 = Interr	upt is priority 7 (I	nighest priorit	ty interrupt)	-		
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 7	Unimpleme	nted: Read as '	כ'				
bit 6-4	OC3IP<2:0>	-: Output Compa	re Channel 3	B Interrupt Prior	rity bits		
	111 = Interr	upt is priority 7 (l	nighest priorit	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 3	Unimpleme	nted: Read as '	o'				
bit 2-0	DMA2IP<2:	0>: DMA Chann	el 2 Data Tra	nsfer Complete	e Interrupt Pric	rity bits	
	111 = Interr	upt is priority 7 (l	nighest priorit	ty interrupt)			
	•						
	•						
	001 – Interr	upt is priority 1					
		upt is priority i					

#### REGISTER 6-28: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		U2TXIP<2:0>		—		U2RXIP<2:0>	
bit 15				- -			bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		INT2IP<2:0>		_		T5IP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimplei	mented bit, rea	ıd as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as 'o	·,				
bit 14-12	-	0>: UART2 Trans		int Priority hits			
		rupt is priority 7 (h		• •			
	•		•				
	•						
	• 001 = Interr	rupt is priority 1					
		rupt source is disa	abled				
bit 11	Unimpleme	ented: Read as 'o	)'				
bit 10-8	U2RXIP<2:	0>: UART2 Rece	iver Interrupt	Priority bits			
	111 = Interi	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interi	rupt is priority 1					
		rupt source is disa	abled				
bit 7	Unimpleme	ented: Read as 'd	)'				
bit 6-4	INT2IP<2:0	>: External Interr	upt 2 Priority	bits			
	111 = Interi	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	• • 001 = Interr	rupt is priority 1					
		rupt is priority 1 rupt source is disa	abled				
bit 3	000 = Intern						
	000 = Intern Unimpleme	rupt source is disa	)'				
	000 = Intern Unimpleme T5IP<2:0>:	rupt source is disa ented: Read as 'o	)' Priority bits	ty interrupt)			
	000 = Intern Unimpleme T5IP<2:0>:	rupt source is disa ented: Read as 'o Timer5 Interrupt	)' Priority bits	ty interrupt)			
	000 = Intern Unimpleme T5IP<2:0>:	rupt source is disa ented: Read as 'o Timer5 Interrupt	)' Priority bits	ty interrupt)			
bit 3 bit 2-0	000 = Intern Unimpleme T5IP<2:0>: 111 = Intern •	rupt source is disa ented: Read as 'o Timer5 Interrupt	)' Priority bits	ty interrupt)			

REGISTER	6-29: IPC	8: INTERRUPT	PRIORITY	CONTROL R	EGISTER 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		C1IP<2:0>				C1RXIP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		SPI2IP<2:0>				SPI2EIP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimple	mented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own
bit 15	Unimplem	nented: Read as 'd	)'				
bit 14-12	-	-: ECAN1 Event In		ity bits			
		errupt is priority 7 (h	=	-			
	•	· · · · · ·		· · ·			
	•						
	• 001 = Inte	errupt is priority 1					
		errupt source is disa	abled				
bit 11		nented: Read as 'o					
bit 10-8	-	2:0>: ECAN1 Rece		ady Interrupt Pi	riority bits		
		errupt is priority 7 (h					
	•						
	•						
	• 001 = Inte	errupt is priority 1					
		errupt source is disa	abled				
bit 7		nented: Read as 'd					
bit 6-4	-	0>: SPI2 Event Int		ty bits			
		errupt is priority 7 (h	-	-			
	•						
	•						
	• 001 = Inte	errupt is priority 1					
		errupt source is disa	abled				
bit 3	Unimplem	nented: Read as 'o	)'				
bit 2-0	-	2:0>: SPI2 Error In		rity bits			
		errupt is priority 7 (h	-	-			
	•	· · · · · ·		· · ·			
	•						
	• 0.01 = Inte	errupt is priority 1					
		errupt source is disa	abled				
		•					

### REGISTER 6-29: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

## REGISTER 6-30: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8 (DEVICES MARKED "PS")

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		C1IP<2:0>		_		C1EIP<2:0>	
bit 15	·				•		bit 8
	<b>D A A A</b>	<b>D</b> 444 0	<b>D</b> 444 o		<b>D</b> 444 4		<b>D</b> 444 0
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		SPI2IP<2:0>				SPI2EIP<2:0>	1.10
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable b	bit	U = Unimple	mented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	-	ented: Read as 'o					
bit 14-12		CAN1 Event Inte					
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 11	Unimpleme	ented: Read as 'o	,				
bit 10-8	C1EIP<2:0;	-: CAN1 Error Int	errupt Priorit	y bits			
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is disa	abled				
bit 7	Unimpleme	ented: Read as 'o	,				
bit 6-4	-	>: SPI2 Event Int		v bits			
		rupt is priority 7 (h	•	•			
	•		5	5			
	•						
	•	untic priority 1					
		rupt is priority 1 rupt source is disa	abled				
bit 3		ented: Read as 'c					
bit 2-0	-	0>: SPI2 Error In		ty hite			
DIL 2-0		upt is priority 7 (h	-	-			
	•		iigilest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	a a a distance	upt source is disa	- le l a sl				

#### REGISTER 6-31: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC5IP<2:0>		—		IC4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC3IP<2:0>		—		DMA3IP<2:0>	h:+ 0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimpleme	nted. Dood oo W	~'				
bit 15 bit 14-12	-	nted: Read as ' Input Capture C		arrunt Priority h	vite		
DIL 14-12		upt is priority 7 (I			JII5		
	•		ingridet priori	iy monapy			
	•						
	• 001 – Interru	upt is priority 1					
		upt source is dis	abled				
bit 11		nted: Read as 'o					
bit 10-8	-	Input Capture C		errupt Priority b	oits		
		upt is priority 7 (I					
	•						
	•						
	001 = Interru	upt is priority 1					
		upt source is dis	abled				
bit 7	Unimpleme	nted: Read as 'o	כ'				
bit 6-4	IC3IP<2:0>:	Input Capture C	Channel 3 Inte	errupt Priority b	oits		
	111 = Interru	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 3	Unimpleme	nted: Read as 'o	כ'				
bit 2-0	DMA3IP<2:0	D>: DMA Channe	el 3 Data Tra	nsfer Complete	e Interrupt Pric	ority bits	
	111 = Interru	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
	•						
		upt is priority 1 upt source is dis					

# REGISTER 6-32: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		OC7IP<2:0>		—		OC6IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		OC5IP<2:0>		—		IC6IP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as 'O'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as 'd	)'				
bit 14-12	OC7IP<2:0>	. Output Compa	re Channel 7	Interrupt Prior	rity bits		
	111 = Interr	upt is priority 7 (ł	nighest priorit	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is disa					
bit 11	-	nted: Read as 'd					
bit 10-8		Cutput Compa		-	rity bits		
		upt is priority 7 (ł	lignest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 7		nted: Read as '(					
bit 6-4	-	. Output Compa		Interrupt Prior	rity bits		
		upt is priority 7 (h		-			
	•		5	,			
	•						
	• 001 = Intern	upt is priority 1					
		upt source is disa	abled				
bit 3	Unimpleme	nted: Read as 'd	)'				
bit 2-0	IC6IP<2:0>:	Input Capture C	hannel 6 Inte	errupt Priority b	oits		
	111 = Interr	upt is priority 7 (ł	nighest priorit	ty interrupt)			
	•						
	•						
	• • 001 = Interr	upt is priority 1					

#### REGISTER 6-33: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T6IP<2:0>				DMA4IP<2:0>	
bit 15							bit
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	—	—			OC8IP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
							IOWIT
bit 15	Unimplemer	nted: Read as '	0'				
bit 14-12	-	Fimer6 Interrupt					
510 1 1 1 2		ipt is priority 7 (	•	v interrupt)			
	•	.pr. o po., j . (		yeepty			
	•						
	•						
		ipt is priority 1 ipt source is dis	abled				
bit 11		nted: Read as '					
bit 10-8	-	>: DMA Chann		nsfer Complete	Interrunt Priori	ity hits	
		pt is priority 7 (		=		ity bits	
	•		ingrioot priorit	y monuply			
	•						
	•						
		ipt is priority 1 ipt source is dis	abled				
bit 7-3		•					
	-	nted: Read as '		Interrupt Drive	ity hito		
bit 2-0		: Output Compa		•	ity Dits		
		pt is priority 7 (	nignest priorit	y mienupt)			
	•						
	•						
	ood laterna						
		ipt is priority 1 ipt source is dis					

#### REGISTER 6-34: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T8IP<2:0>		_		MI2C2IP<2:0>	
bit 15					•		bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		SI2C2IP<2:0>				T7IP<2:0>	
bit 7							bit
Legend:							
R = Readab		W = Writable		-	mented bit, re		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
1.1.45							
bit 15	-	nted: Read as '					
bit 14-12		Timer8 Interrupt	-	h			
		upt is priority 7 (I	nignest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is dis					
bit 11	-	nted: Read as '					
bit 10-8		0>: I2C2 Master			6		
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is dis					
bit 7	-	ented: Read as 'o					
bit 6-4		<b>0&gt;:</b> I2C2 Slave E					
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is dis	abled				
bit 3	Unimpleme	ented: Read as 'o	כ'				
bit 2-0	T7IP<2:0>:	Timer7 Interrupt	Priority bits				
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
	•						
	• • 001 = Interr	upt is priority 1					

# REGISTER 6-35: IPC13: INTERRUPT PRIORITY CONTROL REGISTER 13

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		C2RXIP<2:0>		—		INT4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		INT3IP<2:0>		_		T9IP<2:0>	
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as 'o	ז'				
bit 14-12	-	D>: ECAN2 Rece		dv Interrunt Pi	riority bits		
51(11)2		upt is priority 7 (h			lionty bito		
	•		5	,			
	•						
	• 001 – Intern	upt is priority 1					
		upt source is disa	abled				
bit 11		nted: Read as 'o					
bit 10-8	-	External Interr		bits			
		upt is priority 7 (h					
	•		0	, I,			
	•						
	• 001 – Intern	upt is priority 1					
		upt is phoney if	abled				
bit 7		nted: Read as 'o					
bit 6-4	-	External Interr		bits			
		upt is priority 7 (ł					
	•		5	,,			
	•						
	•	upt is priority 1					
		upt is phonty i upt source is disa	abled				
bit 3		nted: Read as '0					
bit 2-0	=	Timer9 Interrupt					
511 2 0		upt is priority 7 (ł	-	v interrupt)			
	•		ingridet priorit	y interrupty			
	•						
	-						
	•	upt is priority 1					

### REGISTER 6-36: IPC13: INTERRUPT PRIORITY CONTROL REGISTER 13 (DEVICES MARKED "PS")

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		C2EIP<2:0>		_		INT4IP<2:0>	
pit 15							bit
U-0		R/W-0	DAM 0			D/M/ O	D/M/ O
0-0	R/W-1	INT3IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 T9IP<2:0>	R/W-0
 bit 7		111317<2.0>		—		1916<2.0>	bit
							Dit (
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own
bit 15	-	ented: Read as '0					
bit 14-12		CAN2 Error Interpreter State					
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 11	Unimpleme	ented: Read as '0	,				
bit 10-8	INT4IP<2:0	>: External Interru	upt 4 Priority	bits			
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 7	Unimpleme	ented: Read as '0	,				
bit 6-4	INT3IP<2:0	>: External Interru	upt 3 Priority	bits			
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	•						
	• 001 = Interr	upt is priority 1					
		rupt is priority 1 rupt source is disa	abled				
bit 3	000 = Interr						
	000 = Interr Unimpleme	upt source is disa	,				
	000 = Interr Unimpleme T9IP<2:0>:	upt source is disa ented: Read as 'o	, Priority bits	ty interrupt)			
	000 = Interr Unimpleme T9IP<2:0>:	rupt source is disa ented: Read as 'o Timer9 Interrupt I	, Priority bits	ty interrupt)			
bit 3 bit 2-0	000 = Interr Unimpleme T9IP<2:0>:	rupt source is disa ented: Read as 'o Timer9 Interrupt I	, Priority bits	ty interrupt)			
	000 = Interr Unimpleme T9IP<2:0>: 111 = Interr •	rupt source is disa ented: Read as 'o Timer9 Interrupt I	, Priority bits	ty interrupt)			

# REGISTER 6-37: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		DCIEIP<2:0>		_		QEIIP<2:0>	
bit 15							bit 8
		D/M/ O	DAVO			DANO	DANO
U-0	R/W-1	R/W-0 PWMIP<2:0>	R/W-0	U-0	R/W-1	R/W-0 C2IP<2:0>	R/W-0
bit 7		1 11111 12.07				0211 (2.0)	bit
Legend: R = Readab	lo hit	W = Writable I	hit	II – Unimplo	mented bit, rea	ud ac '0'	
-n = Value a		'1' = Bit is set		0 = 01111pie		x = Bit is unkn	
bit 15	Unimpleme	ented: Read as 'o	כ'				
bit 14-12	DCIEIP<2:0	>: DCI Error Inte	errupt Priority	bits			
	111 = Interr	upt is priority 7 (I	nighest priorit	ty interrupt)			
	•						
	•						
		upt is priority 1					
	000 = Interr	upt source is dis	abled				
bit 11	Unimpleme	ented: Read as 'o	כ'				
bit 10-8		: QEI Interrupt P	-				
	111 = Interr	upt is priority 7 (I	nighest priorit	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 7	Unimpleme	ented: Read as 'o	כ'				
bit 6-4	PWMIP<2:0	>: PWM Interrup	ot Priority bits				
	111 = Interr	upt is priority 7 (ł	nighest priorit	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 3	Unimpleme	ented: Read as 'o	כ'				
bit 2-0	C2IP<2:0>:	ECAN2 Event In	iterrupt Priori	ty bits			
	111 = Interr	upt is priority 7 (ł	nighest priorit	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					

# REGISTER 6-38: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14 (DEVICES MARKED "PS")

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		DCIEIP<2:0>		_		QEIIP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		PWMIP<2:0>				C2IP<2:0>	
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable b	it	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
bit 15	Unimpleme	ented: Read as '0	,				
bit 14-12	DCIEIP<2:0	D>: DCI Error Inter	rupt Priority	bits			
	111 = Inter	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is disa	bled				
bit 11	Unimpleme	ented: Read as '0	,				
bit 10-8	QEIIP<2:0>	. QEI Interrupt Pr	iority bits				
		rupt is priority 7 (h	•	ty interrupt)			
	•						
	•						
	• 001 – Inter	rupt is priority 1					
		rupt source is disa	bled				
hi+ 7		ented: Read as '0					
DIT /	-	0>: PWM Interrupt					
bit 7 bit 6-4							
		rupt is priority 7 (h	ighest priori				
		rupt is priority 7 (h	ighest priori				
		rupt is priority 7 (h	ighest priori				
	111 = Intern • •		ighest priori				
	111 = Intern • • 001 = Intern	rupt is priority 1					
bit 6-4	111 = Intern • • 001 = Intern 000 = Intern	rupt is priority 1 rupt source is disa	bled				
bit 6-4 bit 3	111 = Intern • • 001 = Intern 000 = Intern Unimpleme	rupt is priority 1 rupt source is disa ented: Read as '0	bled	ty interrupt)			
bit 6-4 bit 3	111 = Inter • • 001 = Inter 000 = Inter Unimpleme C2IP<2:0>:	rupt is priority 1 rupt source is disa	bled , rrupt Priority	ty interrupt) v bits			
bit 6-4 bit 3	111 = Inter • • 001 = Inter 000 = Inter Unimpleme C2IP<2:0>:	rupt is priority 1 rupt source is disa <b>ented:</b> Read as '0 : CAN2 Event Inte	bled , rrupt Priority	ty interrupt) v bits			
	111 = Inter • • 001 = Inter 000 = Inter Unimpleme C2IP<2:0>:	rupt is priority 1 rupt source is disa <b>ented:</b> Read as '0 : CAN2 Event Inte	bled , rrupt Priority	ty interrupt) v bits			
bit 6-4 bit 3	111 = Intern • • • • • • • • • • • • •	rupt is priority 1 rupt source is disa <b>ented:</b> Read as '0 : CAN2 Event Inte	bled , rrupt Priority	ty interrupt) v bits			

# REGISTER 6-39: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
—		FLTAIP<2:0>		—	—	—	—	
bit 15							bit	
	<b>D M</b> ( <b>A</b>	DAMA	<b>DMM</b> O		<b>D</b> 444	<b>DM</b> ( 0	<b>D</b> 444 0	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
		DMA5IP<2:0>		—		DCIIP<2:0>		
bit 7							bit	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15	-	nted: Read as '						
bit 14-12	FLTAIP<2:0>	>: PWM Fault A	Interrupt Price	ority bits				
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>							
	•							
	•							
		ıpt is priority 1						
		ipt is priority 1 ipt source is dis	abled					
bit 11-7	000 = Interru							
bit 11-7 bit 6-4	000 = Interru Unimplemen	pt source is dis	0'	nsfer Complete	Interrupt Priori	ty bits		
	000 = Interru Unimplemer DMA5IP<2:0	ipt source is dis nted: Read as '	o' el 5 Data Tra		e Interrupt Priori	ty bits		
	000 = Interru Unimplemer DMA5IP<2:0	ipt source is dis nted: Read as ' >: DMA Chann	o' el 5 Data Tra		e Interrupt Priori	ty bits		
	000 = Interru Unimplemer DMA5IP<2:0	ipt source is dis nted: Read as ' >: DMA Chann	o' el 5 Data Tra		Interrupt Priori	ty bits		
	000 = Interru Unimplemen DMA5IP<2:0 111 = Interru •	ipt source is dis nted: Read as ' >: DMA Chann	o' el 5 Data Tra		e Interrupt Priori	ty bits		
	000 = Interru Unimplemen DMA5IP<2:0 111 = Interru • • 001 = Interru	ipt source is dis nted: Read as ' )>: DMA Chann ipt is priority 7 (	<sub>0</sub> ' el 5 Data Tra highest priorit		e Interrupt Priori	ty bits		
	000 = Intern Unimplemen DMA5IP<2:0 111 = Intern • • 001 = Intern 000 = Intern	upt source is dis <b>nted:</b> Read as ' <b>)&gt;:</b> DMA Chann upt is priority 7 ( upt is priority 1	<sub>0</sub> ' el 5 Data Tra highest priorit abled		Interrupt Priori	ty bits		
bit 6-4	000 = Intern Unimplemen DMA5IP<2:0 111 = Intern • • 001 = Intern 000 = Intern Unimplemen	upt source is dis <b>nted:</b> Read as ' <b>)&gt;:</b> DMA Chann upt is priority 7 ( upt is priority 1 upt source is dis	<sub>0</sub> ' el 5 Data Tra highest priorit abled 0'	ty interrupt)	e Interrupt Priori	ty bits		
bit 6-4	000 = Intern Unimplemen DMA5IP<2:0 111 = Intern • • 001 = Intern 000 = Intern Unimplemen DCIIP<2:0>:	<ul> <li>pt source is dis</li> <li>nted: Read as '</li> <li>DMA Chann</li> <li>pt is priority 7 (</li> <li>upt is priority 1</li> <li>upt source is dis</li> <li>nted: Read as '</li> </ul>	<sub>0</sub> ' el 5 Data Tra highest priorit abled <sub>0</sub> ' rrupt Priority I	ty interrupt)	Interrupt Priori	ty bits		
bit 6-4	000 = Intern Unimplemen DMA5IP<2:0 111 = Intern • • 001 = Intern 000 = Intern Unimplemen DCIIP<2:0>:	upt source is dis <b>nted:</b> Read as ' <b>)&gt;:</b> DMA Chann upt is priority 7 ( upt is priority 1 upt source is dis <b>nted:</b> Read as ' DCI Event Inte	<sub>0</sub> ' el 5 Data Tra highest priorit abled <sub>0</sub> ' rrupt Priority I	ty interrupt)	Interrupt Priori	ty bits		
bit 6-4	000 = Intern Unimplemen DMA5IP<2:0 111 = Intern • • 001 = Intern 000 = Intern Unimplemen DCIIP<2:0>:	upt source is dis <b>nted:</b> Read as ' <b>)&gt;:</b> DMA Chann upt is priority 7 ( upt is priority 1 upt source is dis <b>nted:</b> Read as ' DCI Event Inte	<sub>0</sub> ' el 5 Data Tra highest priorit abled <sub>0</sub> ' rrupt Priority I	ty interrupt)	e Interrupt Priori	ty bits		
bit 6-4	000 = Intern Unimplemen DMA5IP<2:0 111 = Intern 001 = Intern 000 = Intern Unimplemen DCIIP<2:0>: 111 = Intern	upt source is dis <b>nted:</b> Read as ' <b>)&gt;:</b> DMA Chann upt is priority 7 ( upt is priority 1 upt source is dis <b>nted:</b> Read as ' DCI Event Inte	<sub>0</sub> ' el 5 Data Tra highest priorit abled <sub>0</sub> ' rrupt Priority I	ty interrupt)	Interrupt Priori	ty bits		

111 = Interrupt is priority 7 (highest priority interrupt)


U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
_	_	_				U2EIP<2:0>		
bit 15				·			bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
		U1EIP<2:0>				FLTBIP<2:0>		
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
		upt is priority 1 upt source is dis	abled					
bit 7		nted: Read as '						
bit 6-4	U1EIP<2:0>: UART1 Error Interrupt Priority bits							
	• • 001 = Interru	upt is priority 7 ( upt is priority 1 upt source is dis		ty interrupt)				
bit 3	Unimpleme	nted: Read as '	0'					
bit 2-0	FLTBIP<2:0	>: PWM Fault E	B Interrupt Pri	ority bits				

٠ • •

001 = Interrupt is priority 1 000 = Interrupt source is disabled

# REGISTER 6-41: IPC17: INTERRUPT PRIORITY CONTROL REGISTER 17<sup>(1)</sup>

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		C2TXIP<2:0>		—		C1TXIP<2:0>			
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		DMA7IP<2:0>		—		DMA6IP<2:0>			
bit 7							bit 0		
Legend:	h:+				montod hit ro	ad aa '0'			
R = Readable		W = Writable I	DIT		mented bit, rea				
-n = Value at F	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own		
bit 15	Unimpleme	nted: Read as 'o	ı'						
bit 14-12	-	>: ECAN2 Trans		quest Interrunt	Priority bits				
511112		upt is priority 7 (h			Thomy bito				
	•		5	<b>,</b>					
	•								
	• 001 – Interr	upt is priority 1							
		upt source is disa	abled						
bit 11		nted: Read as 'o							
bit 10-8	C1TXIP<2:0	>: ECAN1 Trans	mit Data Red	quest Interrupt	Priority bits				
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)	-				
	•								
	•								
	001 = Interr	upt is priority 1							
		upt source is disa	abled						
bit 7	Unimpleme	nted: Read as 'o	)'						
bit 6-4	DMA7IP<2:	0>: DMA Channe	el 7 Data Tra	nsfer Complete	e Interrupt Prio	rity bits			
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)					
	•								
	•								
	001 = Interrupt is priority 1								
	000 = Interr	upt source is disa	abled						
bit 3	•	nted: Read as 'o							
bit 2-0		0>: DMA Channe		•	e Interrupt Prio	rity bits			
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)					
	•								
	•								
		upt is priority 1							
	000 = Interr	upt source is disa	abled						



#### 6.4 Interrupt Setup Procedures

#### 6.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

**Note:** At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

#### 6.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

#### 6.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

#### 6.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction. NOTES:

# 7.0 DIRECT MEMORY ACCESS (DMA)

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33F peripherals that can utilize DMA are listed in Table 7-1 along with their associated Interrupt Request (IRQ) numbers.

#### TABLE 7-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INT0	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
DCI	60
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71

The DMA controller features eight identical data transfer channels.

Note: Devices marked "PS" feature six data transfer channels instead of eight.


Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- Word or byte sized data transfers.
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral.
- Indirect Addressing of DMA RAM locations with or without automatic post-increment.
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral.
- One-Shot Block Transfers Terminating DMA transfer after one block transfer.
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete.
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately.
- Automatic or manual initiation of block transfers
- Each channel can select from 32 possible sources of data sources or destinations.

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.





# 7.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ) – not present in devices marked "PS"
- A 16-bit DMA RAM Primary Start Address register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels. DMACS0 contains the DMA RAM and SFR write collision flags, XWCOLx and PWCOLx, respectively. DMACS1 (not present in devices marked "PS")

indicates DMA channel and Ping-Pong mode status.

The DMAxCON, DMAxREQ, DMAxPAD and DMAxCNT are all conventional read/write registers. Reads of DMAxSTA or DMAxSTB will read the contents of the DMA RAM Address register. Writes to DMAxSTA or DMAxSTB write to the registers. This allows the user to determine the DMA buffer pointer value (address) at any time.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in

an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

## 7.2 DMAC Operating Modes

Each DMA channel has its own status and control register (DMAxCON) that is used to configure the channel to support the following operating modes:

- · Word or byte size data transfers
- Peripheral to DMA RAM or DMA RAM to peripheral transfers
- · Post-increment or static DMA RAM address
- · One-shot or continuous block transfers
- Auto-switch between two start addresses after each transfer complete (Ping-Pong mode)
- Force a single DMA transfer (Manual mode)

Each DMA channel can be independently configured to:

- Select from one of 128 DMA request sources
- Manually enable or disable the DMA channel
- Interrupt the CPU when the transfer is half or fully complete

DMA channel interrupts are routed to the interrupt controller module and enabled through associated enable flags.

The channel DMA RAM and peripheral write collision Faults are combined into a single DMAC error trap (Level 10) and are not maskable. Each channel has DMA RAM write collision (XWCOLx) and peripheral write collision (PWCOLx) status bits in a DMAC Status register (DMACS0) to allow the DMAC error trap handler to determine the source of the Fault condition.

#### 7.2.1 BYTE OR WORD TRANSFER

Each DMA channel can be configured to transfer words or bytes. As usual, words can only be moved to and from aligned (even) addresses. Bytes can be moved to or from any (legal) address.

If the SIZE bit (DMAxCON<14>) is clear, word sized data is transferred. The LSb of the DMA RAM Address register (DMAxSTA or DMAxSTB) is ignored. If Post-Increment Addressing mode is enabled, the DMA RAM Address register is incremented by 2 after every word transfer.

If the SIZE bit is set, byte sized data is transferred. If Post-Increment Addressing is enabled, the DMA RAM Address register is incremented by 1 after every byte transfer.

Note:	DMAxCNT value is independent of data transfer size (byte/word). If an address off- set is required, a 1-bit left shift of the counter is required to generate the correct
	offset for (aligned) word transfers.

#### 7.2.2 ADDRESSING MODES

The DMAC supports Register Indirect and Register Indirect Post-Increment Addressing modes for DMA RAM addresses (source or destination). Each channel can select the DMA RAM Addressing mode independently. The Peripheral SFR is always accessed using Register Indirect Addressing.

If the AMODE<1:0> bits (DMAxCON<5:4>) are set to '01', Register Indirect Addressing without Post-Increment is used, which implies that the DMA RAM address remains constant.

Note:	In devices marked "PS", Register Indirect					
	Addressing without Post-Increment is					
	used if the AMODE bits (DMAxCON<5:4>)					
	are set.					

If the AMODE<1:0> bits are clear, DMA RAM is accessed using Register Indirect Addressing with Post-Increment, which means the DMA RAM address will be incremented after every access.

Note:	In devices marked "PS", Register Indirect					
	Addressing with Post-Increment is used if					
	the AMODE bits (DMAxCON<5:4>) are					
	clear.					

Any DMA channel can be configured to operate in Peripheral Indirect Addressing mode by setting the AMODE<1:0> bits to '10'. In this mode, the DMA RAM source or destination address is partially derived from the peripheral as well as the DMA Address registers. Each peripheral module has a pre-assigned peripheral indirect address which is logically ORed with the DMA Start Address register to obtain the effective DMA RAM address. The DMA RAM Start Address register value must be aligned to a power-of-two boundary.

Note 1:	Peripheral Indirect Addressing is not
	supported in devices marked "PS".
2:	Only the ECAN and ADC modules can
	utilize Peripheral Indirect Addressing.

#### 7.2.3 DMA TRANSFER DIRECTION

Each DMA channel can be configured to transfer data from a peripheral to DMA RAM, or from DMA RAM to a peripheral.

If the DIR bit (DMAxCON<13>) is clear, the reads occur from a peripheral SFR (using the DMA Peripheral Address register, DMAxPAD) and the writes are directed to the DMA RAM (using the DMA RAM Address register).

If the DIR bit (DMAxCON<13>) is set, the reads occur from the DMA RAM (using the DMA RAM Address register) and the writes are directed to the peripheral (using the DMA Peripheral Address register, DMAxPAD).

# 7.2.4 NULL DATA PERIPHERAL WRITE MODE

If the NULLW bit (DMAxCON<11>) is set, a null data write to the peripheral SFR is performed in addition to a data transfer from the peripheral SFR to DMA RAM (assuming the DIR bit is clear). This mode is most useful in applications in which sequential reception of data is required without any data transmission.

Note:	The Null Data Peripheral Write mode is not
	supported in devices marked "PS".

#### 7.2.5 CONTINUOUS OR ONE-SHOT OPERATION

Each DMA channel can be configured for One-Shot or Continuous mode operation.

If MODE<0> (DMAxCON<0>) is clear, the channel operates in Continuous mode.

Note:	The MODE<0> bit is DMAxCON<8> in	
	devices marked "PS".	

When all data has been moved (i.e., buffer end has been detected), the channel is automatically reconfigured for subsequent use. During the last data transfer, the next Effective Address generated will be the original start address (from the selected DMAxSTA or DMAxSTB register). If the HALF bit (DMAxCON<12>) is clear, the transfer complete interrupt flag (DMAxIF) is set. If the HALF bit is set, DMAxIF will not be set at this time and the channel will remain enabled.

If MODE<0> is set, the channel operates in One-Shot mode. When all data has been moved (i.e., buffer end has been detected), the channel is automatically disabled. During the last data transfer, no new Effective Address is generated and the DMA RAM Address register retains the last DMA RAM address that was accessed. If the HALF bit is clear, the DMAxIF bit is set. If the HALF bit is set, the DMAxIF will not be set at this time and the channel is automatically disabled.

#### 7.2.6 PING-PONG MODE

When the MODE<1> bit (DMAxCON<1>) is set by the user, Ping-Pong mode is enabled.

Note:	The MODE<1> bit is DMAxCON<9> in
	devices marked "PS".

In this mode, successive block transfers alternately select DMAxSTA and DMAxSTB as the DMA RAM start address. In this way, a single DMA channel can be used to support two buffers of the same length in DMA RAM. Using this technique maximizes data throughput by allowing the CPU time to process one buffer while the other is being loaded.

#### 7.2.7 MANUAL TRANSFER MODE

A manual DMA request can be created by setting the FORCE bit (DMAxREQ<15>) in software. If already enabled, the corresponding DMA channel executes a single data element transfer rather than a block transfer.

Note:	The FORCE bit is DMAxCON<7> i	n
	devices marked "PS".	

The FORCE bit is cleared by hardware when the forced DMA transfer is complete and cannot be cleared by the user. Any attempt to set this bit prior to completion of a DMA request that is underway will have no effect.

The manual DMA transfer function is a one-time event. The DMA channel always reverts to normal operation (i.e., based on hardware DMA requests) after a forced (manual) transfer.

This mode provides the user a straightforward method of initiating a block transfer. For example, using Manual mode to transfer the first data element into a serial peripheral allows subsequent data within the buffer to be moved automatically by the DMAC using a 'transmit buffer empty' DMA request.

# 7.2.8 DMA REQUEST SOURCE SELECTION

Each DMA channel can select between one of 128 interrupt sources to be a DMA request for that channel, based on the contents of the IRQSEL<6:0> bits (DMAxREQ<6:0>). The available interrupt sources are device dependent. Please refer to Table 7-1 for IRQ numbers associated with each of the interrupt sources that can generate a DMA transfer.

Note:	The	IRQSEL<6:0>	bits	are
	DMAx	CON<6:0> in device	s marked	"PS".

### 7.3 DMA Interrupts and Traps

Each DMA channel can generate an independent 'block transfer complete' (HALF = 0) or 'half block transfer complete' (HALF = 1) interrupt. Every DMA channel has its own interrupt vector and therefore, does not use the interrupt vector of the peripheral to which it is assigned. If a peripheral contains multi-word buffers, the buffering function must be disabled in the peripheral in order to use DMA. DMA interrupt requests are only generated by data transfers and not by peripheral error conditions.

The DMA controller can also react to peripheral and DMA RAM write collision error conditions through a nonmaskable CPU trap event. A DMA error trap is generated in either of the following Fault conditions:

- DMA RAM data write collision between the CPU and a peripheral
  - This condition occurs when the CPU and a peripheral attempt to write to the same DMA RAM address simultaneously
- Peripheral SFR data write collision between the CPU and the DMA controller
  - This condition occurs when the CPU and the DMA controller attempt to write to the same peripheral SFR simultaneously

The channel DMA RAM and peripheral write collision Faults are combined into a single DMAC error trap (Level 10) and are nonmaskable. Each channel has DMA RAM Write Collision (XWCOLx) and Peripheral Write Collision (PWCOLx) status bits in the DMAC Status register (DMACS) to allow the DMAC error trap handler to determine the source of the Fault condition.

#### 7.4 DMA Initialization Example

The following is a DMA initialization example:

#### EXAMPLE 7-1: DMA SAMPLE INITIALIZATION METHOD

```
// Clear all DMA controller status bits to a known state
        DMACSO = 0;
// Set up DMA Channel 0: Word mode, Read from Peripheral & Write to DMA; Interrupt when all the
data has been moved; Indirect with post-increment; Continuous mode with Ping-Pong Disabled
        DMAOCON = 0 \times 0000;
//Automatic DMA transfer initiation by DMA request; DMA Peripheral IRQ Number set up for ADC1
        DMAOREQ = 0x000D;
// Set up offset into DMA RAM so that the buffer that collects ADC result data starts at the base
of DMA RAM
        DMAOSTA = 0x0000;
// DMA0PAD should be loaded with the address of the ADC conversion result register
        DMA0PAD = (volatile unsigned int) &ADC1BUF0;
// DMA transfer of 256 words of data
        DMAOCNT = 0x0100;
//Clear the DMA0 Interrupt Flag
        IFSObits.DMA0IF = 0;
//Enable DMA0 Interrupts
        IECObits.DMA0IE = 1;
//Enable the DMA0 Channel
        DMA0CONbits.CHEN = 1;
```

#### REGISTER 7-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0				
CHEN	SIZE	DIR	HALF	NULLW	_	_					
bit 15							bit				
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0				
	—	AMOD	E<1:0>	—		MODE					
bit 7							bit				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own				
bit 15	CHEN: Chan	nel Enable bit									
	1 = Channel	0									
	0 = Channel										
bit 14		ransfer Size bit									
	1 = Byte 0 = Word										
bit 13	DIR: Transfer Direction bit (source/destination bus select)										
	1 = Read from DMA RAM address, write to peripheral address										
	0 = Read from	m peripheral ac	ldress, write to	o DMA RAM add	dress						
bit 12	HALF: Early Block Transfer Complete Interrupt Select bit										
	1 = Initiate block transfer complete interrupt when half of the data has been moved										
L:1 44	0 = Initiate block transfer complete interrupt when all of the data has been moved										
bit 11		NULLW: Null Data Peripheral Write Mode Select bit									
	<ul> <li>1 = Null data write to peripheral in addition to DMA RAM write (DIR bit must also be clear)</li> <li>0 = Normal operation</li> </ul>										
bit 10-6		nted: Read as '	0'								
bit 5-4	-			Mode Select bits	i						
	11 = Reserved (will act as Peripheral Indirect Addressing mode)										
		ral Indirect Add									
	-	r Indirect withour									
bit 3-2	-	r Indirect with F nted: Read as '		it mode							
bit 1-0	-			ode Select hits							
		: DMA Channel			nsfer from/to	each DMA RAM	buffer)				
		ous, Ping-Pong					Sanory				
	01 = One-Sh	ot, Ping-Pong r	nodes disable	ed							
	0.0 = Continu	ous, Ping-Pong	n modes disat	had							

#### REGISTER 7-2: DMAxCON: DMA CHANNEL x CONTROL REGISTER (DEVICES MARKED "PS")

REGISTER 7	-2: DMAX	CON: DMA C	HANNEL X	CONTROL R	EGISTER (D	EVICES MAR	KED "PS")
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	AMODE		MODE	<1:0>
bit 15			·				bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FORCE <sup>(1)</sup>	IRQSEL6 <sup>(2)</sup>	IRQSEL5 <sup>(2)</sup>	IRQSEL4 <sup>(2)</sup>	IRQSEL3 <sup>(2)</sup>	IRQSEL2 <sup>(2)</sup>	IRQSEL1 <sup>(2)</sup>	IRQSEL0 <sup>(2)</sup>
bit 7	INQUELO	INGOLLO	INQUEL4**	INQUED.	INGOLLZ	INCOLLIN	bit (
							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	CHEN: Chan	nel Enable bit					
	1 = Channel e						
	0 = Channel o						
bit 14		ransfer Size bit					
	1 = Byte 0 = Word						
bit 13		Direction hit (	ouroo/dootino	tion hus caled	•		
UIL 13		Direction bit (s n DMA RAM a			•		
		n peripheral ac					
bit 12		Block Transfer					
	•		•	•	the data has b	een moved	
	0 = Initiate blo	ock transfer co	mplete interrup	ot when all of t	he data has bee	en moved	
bit 11	AMODE: DM	A RAM Addres	sing Mode Se	lect bit			
	•	ndirect without					
	-	Indirect with Po		node			
bit 10	-	ted: Read as '					
bit 9-8		DMA Channel					
					ansfer from/to e	ach DMA RAM	buffer)
		ous, Ping-Pong ot, Ping-Pong r					
		ous, Ping-Pong					
bit 7	FORCE: Ford	e DMA Transf	er bit <sup>(1)</sup>				
	1 = Force a s	ingle DMA trar	sfer (Manual r	node)			
		c DMA transfer	•				
bit 6-0	IRQSEL<6:0	>: DMA Periph	eral IRQ Numb	per Select bits	(2)		
	0000000-112	11111 <b>= DMAI</b>	RQ0-DMAIRQ	127 selected t	to be Channel E	MAREQ	
	e FORCE bit ca 1A transfer is co		d by the user.	The FORCE b	it is cleared by	hardware when	the forced
		-	ete listing of IE	O numbers fo	or all interrunt so		

2: Please see Table 6-1 for a complete listing of IRQ numbers for all interrupt sources.

# dsPIC33F

#### REGISTER 7-3: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER<sup>(1)</sup>

R/W-0	U-0						
FORCE <sup>(2)</sup>	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
_	IRQSEL6 <sup>(3)</sup>	IRQSEL5 <sup>(3)</sup>	IRQSEL4 <sup>(3)</sup>	IRQSEL3 <sup>(3)</sup>	IRQSEL2 <sup>(3)</sup>	IRQSEL1 <sup>(3)</sup>	IRQSEL0 <sup>(3)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 <b>FORCE:</b> Force DMA Transfer bit <sup>(2)</sup>	
--	--

1 = Force a single DMA transfer (Manual mode)

 $\ensuremath{\scriptscriptstyle 0}$  = Automatic DMA transfer initiation by DMA request

### bit 14-7 Unimplemented: Read as '0'

#### bit 6-0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits<sup>(3)</sup> 0000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ

- Note 1: This register is not present in devices marked "PS".
  - 2: The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
  - **3:** Please see Table 6-1 for a complete listing of IRQ numbers for all interrupt sources.

#### **REGISTER 7-4:** DMAxSTA: DMA CHANNEL x RAM START ADDRESS REGISTER A<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	A<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

**Note 1:** A read of this address register will return the current contents of the DMA RAM Address register, not the contents written to STA<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

#### REGISTER 7-5: DMAxSTB: DMA CHANNEL x RAM START ADDRESS REGISTER B<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
-	1- 14					l (0)	
R = Readable	DIT	W = Writable bit		U = Unimplem	iented bit, read		
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

**Note 1:** A read of this address register will return the current contents of the DMA RAM Address register, not the contents written to STB<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

# **REGISTER 7-6:** DMAxPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAI	0<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			nown

bit 15-0 PAD<15:0>: Peripheral Address Register bits

**Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

## REGISTER 7-7: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
		_		—	_	_	CNT<9:8> <sup>(2)</sup>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1'		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits<sup>(2)</sup>

- **Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.
  - 2: Number of DMA transfers = CNT<9:0> + 1. In devices marked "PS", number of DMA transfers = CNT<9:8>.

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0			
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0			
bit 15							bit 8			
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0			
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0			
bit 7	XWCOLO	AWCOLS	XVVCOL4	AVICOL3	AWCOL2	XWCOLI	bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown			
		1 - Dit 13 301					Iowii			
bit 15	PWCOL7: Cr	nannel 7 Peripł	neral Write Col	llision Flag bit						
	<ul> <li>1 = Write collision detected</li> <li>0 = No write collision detected</li> </ul>									
bit 14	PWCOL6: Ch	nannel 6 Peripł	neral Write Col	llision Flag bit						
	1 = Write coll	ision detected collision detect		-						
bit 13	<b>PWCOL5:</b> Channel 5 Peripheral Write Collision Flag bit									
	1 = Write collision detected									
	0 = No write collision detected									
bit 12	PWCOL4: Channel 4 Peripheral Write Collision Flag bit									
	<ul> <li>1 = Write collision detected</li> <li>0 = No write collision detected</li> </ul>									
bit 11										
	<b>PWCOL3:</b> Channel 3 Peripheral Write Collision Flag bit 1 = Write collision detected									
	0 = No write collision detected									
bit 10	PWCOL2: Channel 2 Peripheral Write Collision Flag bit									
	1 = Write collision detected									
	0 = No write collision detected									
bit 9	PWCOL1: Channel 1 Peripheral Write Collision Flag bit									
	<ul> <li>1 = Write collision detected</li> <li>0 = No write collision detected</li> </ul>									
bit 8	<b>PWCOL0:</b> Channel 0 Peripheral Write Collision Flag bit									
	1 = Write collision detected									
	0 = No write collision detected									
bit 7	XWCOL7: Channel 7 DMA RAM Write Collision Flag bit									
	1 = Write collision detected									
	0 = No write collision detected									
bit 6	XWCOL6: Channel 6 DMA RAM Write Collision Flag bit									
	<ul> <li>1 = Write collision detected</li> <li>0 = No write collision detected</li> </ul>									
bit 5		nannel 5 DMA		Ilision Flag bit						
		ision detected								
		collision detect	ed							
bit 4	XWCOL4: Ch	nannel 4 DMA	RAM Write Co	llision Flag bit						
		ision detected								
		collicion dotoct	a d							

0 = No write collision detected

# REGISTER 7-8: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	<b>XWCOL3:</b> Channel 3 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 2	<b>XWCOL2:</b> Channel 2 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 1	<b>XWCOL1:</b> Channel 1 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 0	<b>XWCOL0:</b> Channel 0 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1			
_	—	_			LSTC	H<3:0>				
bit 15							bit 8			
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0			
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
bit 15-12	Unimplemen	ted: Read as '	0'							
bit 11-8	LSTCH<3:0>	: Last DMA Ch	annel Active I	bits						
	1111 = No D	MA transfer ha	s occurred sir	nce system Res	set					
	1110-1000 = Reserved									
	0111 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6									
	0110 = Last data transfer was by DMA Channel 5									
	0100 = Last data transfer was by DMA Channel 4									
	0011 = Last data transfer was by DMA Channel 3									
	0010 = Last data transfer was by DMA Channel 2 0001 = Last data transfer was by DMA Channel 1									
	0000 = Last data transfer was by DMA Channel 0									
bit 7	PPST7: Channel 7 Ping-Pong Mode Status Flag bit									
		B register sele A register sele								
bit 6	PPST6: Channel 6 Ping-Pong Mode Status Flag bit									
	1 = DMA7STB register selected 0 = DMA7STA register selected									
bit 5	PPST5: Channel 5 Ping-Pong Mode Status Flag bit									
		B register sele A register sele								
bit 4	PPST4: Channel 4 Ping-Pong Mode Status Flag bit									
		B register sele A register sele								
bit 3	PPST3: Channel 3 Ping-Pong Mode Status Flag bit									
		B register sele A register sele								
bit 2	PPST2: Channel 2 Ping-Pong Mode Status Flag bit									
	1 = DMA7STB register selected 0 = DMA7STA register selected									
bit 1	PPST1: Channel 1 Ping-Pong Mode Status Flag bit									
	1 = DMA7ST	B register sele A register sele	cted	-						
oit 0		-		is Flag bit						
	PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected 0 = DMA7STA register selected									

U-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0				
_	—	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0				
oit 15		·	•				bit				
U-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0				
_	_	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOLO				
bit 7							bit				
egend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
oit 15-14	-	nted: Read as '									
bit 13		hannel 5 Periph	eral Write Col	llision Flag bit							
		lision detected collision detected	he								
it 12		hannel 4 Periph		llision Flag hit							
<i>n</i> t 12		lision detected		lision riag bit							
		collision detected	ed								
it 11	PWCOL3: C	hannel 3 Periph	eral Write Col	llision Flag bit							
	1 = Write coll	1 = Write collision detected									
	0 = No write	0 = No write collision detected									
oit 10		PWCOL2: Channel 2 Peripheral Write Collision Flag bit									
	<ul> <li>1 = Write collision detected</li> <li>0 = No write collision detected</li> </ul>										
oit 9											
JIL 9	<b>PWCOL1:</b> Channel 1 Peripheral Write Collision Flag bit 1 = Write collision detected										
		collision detected	ed								
oit 8	PWCOL0: C	hannel 0 Periph	eral Write Col	llision Flag bit							
	1 = Write collision detected										
	0 = No write	collision detected	ed								
oit 7-6	Unimplemer	nted: Read as '	0'								
oit 5	XWCOL5: Channel 5 DMA RAM Write Collision Flag bit										
	<ul> <li>1 = Write collision detected</li> <li>0 = No write collision detected</li> </ul>										
				Iliaian Elag hit							
oit 4		XWCOL4: Channel 4 DMA RAM Write Collision Flag bit									
	<ul> <li>1 = Write collision detected</li> <li>0 = No write collision detected</li> </ul>										
oit 3	<b>XWCOL3:</b> Channel 3 DMA RAM Write Collision Flag bit										
	1 = Write collision detected										
	0 = No write collision detected										
oit 2	XWCOL2: C	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit									
	1 = Write collision detected										
••••		0 = No write collision detected									
it 1		hannel 1 DMA I	KAIVI VVIIte CO	hision Flag bit							
		lision detected collision detecte	ed								
oit O		hannel 0 DMA I		llision Flag bit							
		lision detected									
		collision detected									

# REGISTER 7-11: DSADR: MOST RECENT DMA RAM ADDRESS<sup>(1)</sup>

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD	DR<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$				

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

Note 1: This register is not present in devices marked "PS".

NOTES:

# 8.0 OSCILLATOR CONFIGURATION


Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

The dsPIC33F oscillator system provides:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to scale the internal operating frequency to the required system clock frequency

- The internal FRC oscillator can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- · Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.

A simplified diagram of the oscillator system is shown in Figure 8-1.



#### FIGURE 8-1: dsPIC33F OSCILLATOR SYSTEM DIAGRAM

# 8.1 CPU Clocking System

There are seven system clock options provided by the dsPIC33F:

- FRC Oscillator
- FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- LPRC Oscillator
- FRC Oscillator with postscaler

#### 8.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- 1. XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 2. HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 3. EC (External Clock): External clock signal in the range of 0.8 MHz to 64 MHz. The external clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 8.1.3 "PLL Configuration**".

#### 8.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 20.1 "Configuration Bits"** for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 8-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33F architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

#### EQUATION 8-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

#### 8.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 8-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

#### EQUATION 8-2: Fosc CALCULATION

 $Fosc = Fin^* \left(\frac{M}{N1^*N2}\right)$ 


For example, suppose a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode. If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz. If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.

If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

FIGURE 8-2: dsPIC33F PLL BLOCK DIAGRAM
--

# EQUATION 8-3: XT WITH PLL MODE EXAMPLE

FCY = 
$$\frac{\text{Fosc}}{2} = \frac{1}{2} \left( \frac{1000000*32}{2*2} \right) = 40 \text{ MIPS}$$



# TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator (FRC)	Internal	11	111	1, 2
Reserved	Internal	11	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	11	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	11	001	1
Reserved	Internal	11	000	1

**Note 1:** OSC2 pin function is determined by the OSCIOFNC Configuration bit.

**2:** This is the default oscillator mode for an unprogrammed (erased) device.

# REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
—		COSC<2:0>		—		NOSC<2:0>	
bit 15							bit 8
R/W-0	U-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0
CLKLOCK	—	LOCK		CF	—	LPOSCEN	OSWEN
bit 7							bit 0
Legend:		y = Value set	from Configur	ation bits on P	OR		
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimplemen	ted: Read as 'o	)'				
bit 14-12	-	Current Oscilla		bits (read-only	')		
	001 = Fast R( 010 = Primary 011 = Primary 100 = Second 101 = Low-Po 110 = Reserv	C oscillator (FR C oscillator (FR y oscillator (XT, y oscillator (XT, dary oscillator ( ower RC oscilla red C oscillator (FR	C) with PLL HS, EC) HS, EC) with SOSC) tor (LPRC)	PLL			
bit 11	Unimplemen	ted: Read as 'o	)'				
bit 10-8	NOSC<2:0>:	New Oscillator	Selection bits	6			
	010 = Primary 011 = Primary 100 = Second 101 = Low-Po 110 = Reserv	C oscillator (FR y oscillator (XT, y oscillator (XT, dary oscillator ( ower RC oscilla	HS, EC) HS, EC) with SOSC) tor (LPRC)	PLL			
bit 7	CLKLOCK: C	lock Lock Enal	ole bit				
	If (FCKSI	W1 = 1), then c W1 = 0), then c d PLL selection	lock and PLL	configurations	may be modifi		
bit 6	Unimplemen	ted: Read as 'o	)'				
bit 5		ock Status bit (					
		that PLL is in I that PLL is out				L is disabled	
bit 4	Unimplemen	ted: Read as 'o	)'				
bit 3	CF: Clock Fai	I Detect bit (rea	ad/clear by ap	plication)			
		as detected cloo					
1 1 0		is not detected					
bit 2	-	ted: Read as '		- 6 1 - 1 *			
bit 1	1 = Enable se	econdary (LP) econdary oscill econdary oscill	ator	adle dit			
bit 0	<b>OSWEN:</b> Osc 1 = Request	illator Switch E oscillator switcl	nable bit to selection	specified by N	IOSC<2:0> bits	3	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0			
ROI		DOZE<2:0> <sup>(3)</sup>		DOZEN <sup>(1)</sup>		FRCDIV<2:0>				
bit 15							bit			
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	ST<1:0> <sup>(2)</sup>	_			PLLPRE<4:0					
bit 7							bit			
Legend:		y = Value set	from Configu	ration bits on PC	DR					
R = Readable	e bit	W = Writable	-	U = Unimplem		d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
	-						-			
bit 15	ROI: Recover	on Interrupt bi	t							
				nd the processor	clock/periphe	eral clock ratio is	s set to 1:1			
	•	s have no effect								
bit 14-12		Processor Cloo	ck Reduction	Select bits <sup>(3)</sup>						
	000 = FCY/1 (	(default)								
	001 = FCY/2 010 = FCY/4									
	010 = FCY/8									
	100 = FCY/16	i								
	101 = FCY/32									
	110 = FCY/64									
	111 = FCY/128									
bit 11		E Mode Enabl								
		:0> field specifi or clock/periphe		between the peripotet of the peripotet o	pheral clocks	and the process	sor clocks			
bit 10-8	FRCDIV<2:0	-: Internal Fast	RC Oscillato	or Postscaler bits	;					
	000 = FRC divide by 2									
	001 = FRC divide by 4									
	010 = FRC di	•	14							
	100 = FRC di	vide by 16 (def	auit)							
	101 = FRC di									
	110 <b>= FRC di</b>									
	111 <b>= FRC di</b>	vide by 256								
bit 7-6	PLLPOST<1:	0>: PLL VCO (	Output Divide	er Select bits (als	so denoted as	'N2', PLL posts	caler) <sup>(2)</sup>			
	00 = Output/2 (output/1 in devices marked "PS")									
	<ul><li>01 = Output/4 (output/2 in devices marked "PS")</li><li>10 = Reserved (defaults to output/4)</li></ul>									
		d (defaults to o 8 (output/4 in de		d "DQ")						
L:1 C	-	· ·		u F3)						
bit 5	-	ted: Read as '					!)			
bit 4-0			Detector Inpl	ut Divider bits (al	so denoted as	FINT, PLL pres	caler)			
	00000 = Inpu 00001 = Inpu	VZ								
		t/3								
	•••	t/3								
	-									

- 2: In devices marked "PS", the Reset state of the PLLPOST<1:0> bits is '00'.
- 3: In devices marked "PS", the available clock reduction ratios are 1:1, 1:2, 1:3, 1:4, 1:5, 1:6, 1:7 and 1:8.

#### REGISTER 8-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER

U-0	R/W-0 <sup>(1)</sup>						
—	—	_	_	—	—	—	PLLDIV<8>
bit 15							bit 8
R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-1 <sup>(1)</sup>	R/W-1 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>
			PLLDI	V<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-9	Unimplemen	ted: Read as '	0'				
bit 8-0	PLLDIV<8:0>	PLL Feedbac	ck Divisor bits	(also denoted	as 'M', PLL mul	tiplier)	
	000000000 =	= 2					
	00000001=	= 3					
	000000010=	= 4					
	•						
	•						
	•	540					
	111111111 =	= 513					

Note 1: In devices marked "PS", the Reset state of the PLLFBD register is 0x0000.

#### REGISTER 8-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER

	-4. 0301		CILLATOR				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	_	—	—	—		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUNO
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-6	Unimplemen	ted: Read as '	0'				
bit 5-0	<b>TUN&lt;5:0&gt;:</b> F	RC Oscillator 1	Funing bits				
	011111 <b>= Ma</b>	ximum freque	ncy deviation				
	000110 =						
	•						
	•						
	•						
	000001 =						
	000000 = Ce	nter frequency	(7.37 kHz nor	ninal)			
	111111 =						
	•						

```
© 2006 Microchip Technology Inc.
```

٠

100001 =

100000 = Minimum frequency deviation

# 8.2 Clock Switching Operation

Applications are free to switch between any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects that could result from this flexibility, dsPIC33F devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

#### 8.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 24.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

# 8.2.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- 1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
  - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
    - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

# 8.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

# 9.0 POWER-SAVING FEATURES

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

The dsPIC33F devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33F devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

# 9.1 Clock Frequency and Clock Switching

dsPIC33F devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0 "Oscillator Configuration"**.

#### 9.2 Instruction-Based Power-Saving Modes

dsPIC33F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock

#### EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

# 9.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.

The device will wake-up from Sleep mode on any of the these events:

- Any interrupt source that is individually enabled.
- Any form of device Reset.
- A WDT time-out.

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

PWRSAV#SLEEP\_MODE; Put the device into SLEEP modePWRSAV#IDLE\_MODE; Put the device into IDLE mode

#### 9.2.2 IDLE MODE

Idle mode has these features:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

#### 9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

# 9.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default.

Note:	In devices marked "PS", the possible
	ratios are 1:1, 1:2, 1:3, 1:4, 1:5, 1:6, 1:7
	and 1:8.

It is also possible to use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is now placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

# 9.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled via the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is only enabled if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC<sup>®</sup> DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

**Note:** If a PMD bit is set, the corresponding module is disabled after a delay of 1 instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of 1 instruction cycle (assuming the module control registers are already configured to enable module operation).

# 10.0 I/O PORTS

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

# 10.1 Parallel I/O (PIO) Ports


A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pins will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

**Note:** The voltage on a digital input pin can be between -0.3V to 5.6V.



# 10.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

#### 10.3 Configuring Analog Port Pins

The use of the ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the ADC port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note: In devices with two ADC modules, if the corresponding PCFG bit in either AD1PCFGH(L) and AD2PCFGH(L) is cleared, the pin is configured as an analog input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

**Note:** The voltage on an analog input pin can be between -0.3V to (VDD + 0.3 V).

#### 10.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

#### 10.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33F devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

#### EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs	
MOV	W0, TRISBB	; and PORTB<7:0> as outputs	
NOP		; Delay 1 cycle	
btss	PORTB, #13	; Next Instruction	
NOP	WO, TRISBB PORTB, #13	, 1 1	

# 11.0 TIMER1

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter


Timer1 also supports these features:

- Timer gate operation
- Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

Figure 11-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1) in the T1CON register.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits in the T1CON register.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits in the T1CON register.
- 4. Set or clear the TSYNC bit in T1CON to select synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.



#### FIGURE 11-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL		—	—	—				
bit 15							bit			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
_	TGATE	TCKP	S<1:0>		TSYNC	TCS	_			
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15	TON: Timer1	On bit								
	1 = Starts 16- 0 = Stops 16-									
bit 14	Unimplemen	ted: Read as '	0'							
bit 13	TSIDL: Stop in Idle Mode bit									
	<ul> <li>1 = Discontinue module operation when device enters Idle mode</li> <li>0 = Continue module operation in Idle mode</li> </ul>									
bit 12-7	Unimplemented: Read as '0'									
bit 6	TGATE: Time	er1 Gated Time	Accumulatio	n Enable bit						
	When T1CS =	= 1:								
	This bit is ign									
	<u>When T1CS = 0:</u>									
	<ul> <li>1 = Gated time accumulation enabled</li> <li>0 = Gated time accumulation disabled</li> </ul>									
bit 5-4	TCKPS<1:0> Timer1 Input Clock Prescale Select bits									
	11 = 1:256									
	10 = 1:64									
	01 = 1:8									
	00 = 1:1									
bit 3	Unimplemented: Read as '0'									
bit 2	TSYNC: Timer1 External Clock Input Synchronization Select bit									
	<u>When TCS = 1:</u> 1 = Synchronize external clock input									
	0 = Do not synchronize external clock input									
	<u>When TCS =</u> This bit is ign									
bit 1	•	Clock Source	Select bit							
	1 = External o 0 = Internal c	clock from pin <sup>-</sup> lock (FCY)	T1CK (on the	rising edge)						

# 12.0 TIMER2/3, TIMER4/5, TIMER6/7 AND TIMER8/9

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

The Timer2/3, Timer4/5, Timer6/7 and Timer8/9 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3, Timer4/5, Timer6/7 and Timer8/9 operate in three modes:

- Two Independent 16-bit Timers (e.g., Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer
- Single 32-bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC Event Trigger (Timer2/3 only)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, T5CON, T6CON, T7CON, T8CON and T9CON registers. T2CON, T4CON, T6CON and T8CON are shown in generic form in Register 12-1. T3CON, T5CON, T7CON and T9CON are shown in Register 12-2.

For 32-bit timer/counter operation, Timer2, Timer4, Timer6 or Timer8 is the least significant word; Timer3, Timer5, Timer7 or Timer9 is the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON, T5CON, T7CON and T9CON control bits are ignored. Only T2CON, T4CON, T6CON and T8CON control bits are used for setup and control. Timer2, Timer4, Timer6 and Timer8 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3, Timer5, Ttimer7 and Timer9 interrupt flags. To configure Timer2/3, Timer4/5, Timer6/7 or Timer8/9 for 32-bit operation:

- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2, Timer4, Timer6 or Timer8 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3, PR5, PR7 or PR9 contains the most significant word of the value, while PR2, PR4, PR6 or PR8 contains the least significant word.
- If interrupts are required, set the interrupt enable bit, T3IE, T5IE, T7IE or T9IE. Use the priority bits, T3IP<2:0>, T5IP<2:0>, T7IP<2:0> or T9IP<2:0>, to set the interrupt priority. While Timer2, Timer4, Timer6 or Timer8 control the timer, the interrupt appears as a Timer3, Timer5, Timer7 or Timer9 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2, TMR5:TMR4, TMR7:TMR6 or TMR9:TMR8. TMR3, TMR5, TMR7 or TMR9 always contains the most significant word of the count, while TMR2, TMR4, TMR6 or TMR8 contains the least significant word.


To configure any of the timers for individual 16-bit operation:


- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.


A block diagram for a 32-bit timer pair (Timer4/5) example is shown in Figure 12-1 and a timer (Timer4) operating in 16-bit mode example is shown in Figure 12-2.


Note: Only Timer2 and Timer3 can trigger a DMA data transfer.

# dsPIC33F









R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	0-0	TSIDL	0-0	0-0	0-0	0-0	0-0
bit 15		TSIDE		_		_	bit
							Dit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
_	TGATE	TCKPS	S<1:0>	T32 <sup>(1)</sup>		TCS	
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkne	own
				0 2000 00			
bit 15	TON: Timerx	On bit					
	When T32 =	<u>1</u> :					
	1 = Starts 32						
	0 = Stops 32	-					
	<u>When T32 =</u> 1 = Starts 16						
	0 = Stops 16						
bit 14	-	nted: Read as '	0'				
bit 13	TSIDL: Stop	in Idle Mode bit	t				
	•	nue module ope		device enters lo	dle mode		
	0 = Continue	e module operat	ion in Idle mo	ode			
bit 12-7	Unimpleme	nted: Read as '	0'				
bit 6	TGATE: Tim	erx Gated Time	Accumulatio	n Enable bit			
	When TCS =						
	This bit is igr						
	When TCS = 1 = Gated tin	<u>= 0:</u> ne accumulatior	n enabled				
		ne accumulation					
bit 5-4	TCKPS<1:0	>: Timerx Input	Clock Presca	ale Select bits			
	11 <b>= 1:256</b>						
	10 = 1:64						
	01 = 1:8 00 = 1:1						
bit 3		imer Mode Sele	ect hit(1)				
bit 0		nd Timery form		oit timer			
		nd Timery act a					
bit 2	Unimpleme	nted: Read as '	0'				
bit 1	TCS: Timerx	Clock Source S	Select bit				
		clock from pin 7	TxCK (on the	rising edge)			
	0 = Internal o	. ,					
bit 0	Unimpleme	nted: Read as '	o'				

# Note 1: In 32-bit mode, T3CON control bits do not affect 32-bit timer operation.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON <sup>(1)</sup>		TSIDL <sup>(1)</sup>	—		—	_	—
bit 15				1			bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
_	TGATE <sup>(1)</sup>	TCKPS	<1:0> <b>(1)</b>		—	TCS <sup>(1)</sup>	
bit 7							bit (
Legend:							
R = Readabl	le bit	W = Writable I	oit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 14 bit 13	-						
bit 13	1 = Discontinu		ration when o	device enters Id	le mode		
bit 12-7		ted: Read as '					
bit 6	TGATE: Time When TCS = This bit is igno When TCS = 1 = Gated tim	ry Gated Time <u>1:</u> ored.	Accumulatio	n Enable bit <sup>(1)</sup>			
bit 5-4	<b>TCKPS&lt;1:0&gt;</b> 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1	: Timer3 Input (	Clock Presca	le Select bits <sup>(1)</sup>			
bit 3-2	Unimplemen	ted: Read as 'd	)'				
			(1)				
bit 1	,	Clock Source S clock from pin T lock (Fcy)		rising edge)			

When 32-bit operation is enabled (T2CON<3> = 1), these bits have no effect on Timery operation; all timer Note 1: functions are set through T2CON.

NOTES:

# 13.0 INPUT CAPTURE

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33F devices support up to eight input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- 1. Simple Capture Event modes
  - Capture timer value on every falling edge of input at ICx pin
  - Capture timer value on every rising edge of input at ICx pin
- 2. Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin


Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values
  - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

**Note:** Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to 1 (ICI<1:0> = 00).

#### FIGURE 13-1: INPUT CAPTURE BLOCK DIAGRAM



# 13.1 Input Capture Registers

#### **REGISTER 13-1:** ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	—	ICSIDL	—	—	—		—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR <sup>(1)</sup>	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
bit 7	•						bit 0

# Legend:

Logona.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture Module Stop in Idle Control bit
	<ul> <li>1 = Input capture module will halt in CPU Idle mode</li> <li>0 = Input capture module will continue to operate in CPU Idle mode</li> </ul>
bit 12-8	Unimplemented: Read as '0'
bit 7	ICTMR: Input Capture Timer Select bits <sup>(1)</sup>
	<ul> <li>1 = TMR2 contents are captured on capture event</li> <li>0 = TMR3 contents are captured on capture event</li> </ul>
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits
	11 = Interrupt on every fourth capture event
	<ul> <li>10 = Interrupt on every third capture event</li> <li>01 = Interrupt on every second capture event</li> </ul>
	00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	1 = Input capture overflow occurred
	0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)
	<ul> <li>1 = Input capture buffer is not empty, at least one more capture value can be read</li> <li>0 = Input capture buffer is empty</li> </ul>
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	<ul> <li>111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (Rising edge detect only, all other control bits are not applicable.)</li> <li>110 = Unused (module disabled)</li> </ul>
	101 = Capture mode, every 16th rising edge
	100 = Capture mode, every 4th rising edge
	011 = Capture mode, every rising edge 010 = Capture mode, every falling edge
	001 = Capture mode, every raining edge 001 = Capture mode, every edge (rising and falling)
	(ICI<1:0> bits do not control interrupt generation for this mode.)
	000 = Input capture module turned off



# 14.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC30F Family Reference Manual" (DS70046).

# 14.1 Setup for Single Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to '100', the selected output compare channel initializes the OCx pin to the low state and generates a single output pulse.

To generate a single output pulse, the following steps are required (these steps assume timer source is initially turned off but this is not a requirement for the module operation):

- 1. Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0000h).
- 3. Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in steps 2 and 3 above into the Output Compare register, OCxR, and the Output Compare Secondary register, OCxRS, respectively.
- 5. Set Timer Period register, PRy, to value equal to or greater than value in OCxRS, the Output Compare Secondary register.
- Set the OCM bits to '100' and the OCTSEL (OCxCON<3>) bit to the desired timer source. The OCx pin state will now be driven low.
- 7. Set the TON (TyCON<15>) bit to '1', which enables the compare time base to count.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the incrementing timer, TMRy, matches the Output Compare Secondary register, OCxRS, the second and trailing edge (high-tolow) of the pulse is driven onto the OCx pin. No additional pulses are driven onto the OCx pin and it remains at low. As a result of the second compare match event, the OCxIF interrupt flag bit is set, which will result in an interrupt if it is enabled, by setting the OCxIE bit. For further information on peripheral interrupts, refer to Section 6.0 "Interrupt Controller".
- 10. To initiate another single pulse output, change the Timer and Compare register settings, if needed, and then issue a write to set the OCM bits to '100'. Disabling and re-enabling of the timer, and clearing the TMRy register, are not required but may be advantageous for defining a pulse from a known event time boundary.

The output compare module does not have to be disabled after the falling edge of the output pulse. Another pulse can be initiated by rewriting the value of the OCxCON register.

#### 14.2 Setup for Continuous Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to '101', the selected output compare channel initializes the OCx pin to the low state and generates output pulses on each and every compare match event.

For the user to configure the module for the generation of a continuous stream of output pulses, the following steps are required (these steps assume timer source is initially turned off but this is not a requirement for the module operation):

- 1. Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0000h).
- 3. Calculate the time to the falling edge of the pulse, based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in step 2 and 3 above into the Output Compare register, OCxR, and the Output Compare Secondary register, OCxRS, respectively.
- 5. Set Timer Period register, PRy, to value equal to or greater than value in OCxRS, the Output Compare Secondary register.
- Set the OCM bits to '101' and the OCTSEL bit to the desired timer source. The OCx pin state will now be driven low.
- Enable the compare time base by setting the TON (TyCON<15>) bit to '1'.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the compare time base, TMRy, matches the Output Compare Secondary register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin.
- 10. As a result of the second compare match event, the OCxIF interrupt flag bit is set.
- 11. When the compare time base and the value in its respective Timer Period register match, the TMRy register resets to 0x0000 and resumes counting.
- 12. Steps 8 through 11 are repeated and a continuous stream of pulses is generated, indefinitely. The OCxIF flag is set on each OCxRS-TMRy compare match event.

<sup>© 2006</sup> Microchip Technology Inc.

#### 14.3 Pulse-Width Modulation Mode

The following steps should be taken when configuring the output compare module for PWM operation:

- 1. Set the PWM period by writing to the selected Timer Period register (PRy).
- 2. Set the PWM duty cycle by writing to the OCxRS register.
- 3. Write the OxCR register with the initial duty cycle.
- 4. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- Configure the output compare module for one of two PWM operation modes by writing to the Output Compare Mode bits, OCM<2:0> (OCxCON<2:0>).
- 6. Set the TMRy prescale value and enable the time base by setting TON = 1 (TxCON<15>).
- Note: The OCxR register should be initialized before the output compare module is first enabled. The OCxR register becomes a read-only duty cycle register when the module is operated in the PWM modes. The value held in OCxR will become the PWM duty cycle for the first PWM period. The contents of the Output Compare Secondary register, OCxRS, will not be transferred into OCxR until a time base period match occurs.

#### 14.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 14-1:

#### EQUATION 14-1: CALCULATING THE PWM PERIOD

PWM Period =  $[(PRy) + 1] \bullet TCY \bullet (Timer Prescale Value)$ where:

PWM Frequency = 1/[PWM Period]

Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of eight time base cycles.

# 14.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS register. The OCxRS register can be written to at any time, but the duty cycle value is not latched into OCxR until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation. In the PWM mode, OCxR is a read-only register.

Some important boundary parameters of the PWM duty cycle include:

- If the Output Compare register, OCxR, is loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxR is greater than PRy (Timer Period register), the pin will remain high (100% duty cycle).
- If OCxR is equal to PRy, the OCx pin will be low for one time base count value and high for all other count values.

See Example 14-1 for PWM mode timing details. Table 14-1 shows example PWM frequencies and resolutions for a device operating at 10 MIPS.

# EQUATION 14-2: CALCULATION FOR MAXIMUM PWM RESOLUTION

Maximum PWM Resolution (bits) =  $\frac{\log_{10}\left(\frac{F_{CY}}{F_{PWM}}\right)}{\log_{10}(2)}$  bits

#### EXAMPLE 14-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS

Find the Timer Period register value for a desired PWM frequency that is 52.08 kHz, where FCY = 16 MHz and a Timer2 1 prescaler setting of 1:1. = 62.5 nsTCY PWM Period = 1/PWM Frequency = 1/52.08 kHz =  $19.2 \mu s$ PWM Period =  $(PR2 + 1) \bullet TCY \bullet (Timer2 Prescale Value)$ 19.2 µs  $= (PR2 + 1) \cdot 62.5 \text{ ns} \cdot 1$ PR2 = 306 Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate: 2. PWM Resolution =  $\log_{10}(FCY/FPWM)/\log_{10}2)$  bits (log<sub>10</sub>(16 MHz/52.08 kHz)/log<sub>10</sub>2) bits =

= 8.3 bits

#### TABLE 14-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (Fcy = 4 MHz)

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5


#### TABLE 14-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz)

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

#### TABLE 14-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MIPS (Fcy = 40 MHz)

PWM Frequency	76 Hz	610 Hz	1.22 Hz	9.77 kHz	39 kHz	313 kHz	1.25 MHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

#### FIGURE 14-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



Note: Only OC1 and OC2 can trigger a DMA data transfer.

# 14.4 Output Compare Register

#### **REGISTER 14-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER**

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	OCSIDL	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT	OCTSEL <sup>(1)</sup>		OCM<2:0>	
bit 7	•			· · ·			bit 0

Legend:	HC = Cleared in Hardware	HS = Set in Hardware	
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit
	1 = Output Compare x will halt in CPU Idle mode
	0 = Output Compare x will continue to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	1 = PWM Fault condition has occurred (cleared in HW only)
	0 = No PWM Fault condition has occurred
	(This bit is only used when OCM<2:0> = 111.)
bit 3	<b>OCTSEL:</b> Output Compare Timer Select bit <sup>(1)</sup>
	1 = Timer3 is the clock source for Compare x
	0 = Timer2 is the clock source for Compare x
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	111 = PWM mode on OCx, Fault pin enabled
	110 = PWM mode on OCx, Fault pin disabled
	101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
	100 = Initialize OCx pin low, generate single output pulse on OCx pin
	011 = Compare event toggles OCx pin
	010 = Initialize OCx pin high, compare event forces OCx pin low
	001 = Initialize OCx pin low, compare event forces OCx pin high
	000 = Output compare channel is disabled

**Note 1:** Refer to the device data sheet for specific time bases available to the output compare module.

# 15.0 MOTOR CONTROL PWM MODULE

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

This module simplifies the task of generating multiple, synchronized Pulse-Width Modulated (PWM) outputs. In particular, the following power and motion control applications are supported by the PWM module:

- Three Phase AC Induction Motor
- Switched Reluctance (SR) Motor
- Brushless DC (BLDC) Motor
- Uninterruptible Power Supply (UPS)


The PWM module has the following features:

- 8 PWM I/O pins with 4 duty cycle generators
- Up to 16-bit resolution
- 'On-the-fly' PWM frequency changes
- Edge and Center-Aligned Output modes
- · Single Pulse Generation mode
- Interrupt support for asymmetrical updates in Center-Aligned mode
- Output override control for Electrically Commutative Motor (ECM) operation
- 'Special Event' comparator for scheduling other peripheral events
- Fault pins to optionally drive each of the PWM output pins to a defined state
- Duty cycle updates are configurable to be immediate or synchronized to the PWM time base

This module contains 4 duty cycle generators, numbered 1 through 4. The module has eight PWM output pins, numbered PWM1H/PWM1L through PWM4H/PWM4L. The eight I/O pins are grouped into high/low numbered pairs, denoted by the suffix H or L, respectively. For complementary loads, the low PWM pins are always the complement of the corresponding high I/O pin.

The PWM module allows several modes of operation which are beneficial for specific power control applications.

#### FIGURE 15-1: PWM MODULE BLOCK DIAGRAM



# 15.1 **PWM Time Base**

The PWM time base is provided by a 15-bit timer with a prescaler and postscaler. The time base is accessible via the PTMR SFR. PTMR<15> is a read-only status bit, PTDIR, that indicates the present count direction of the PWM time base. If PTDIR is cleared, PTMR is counting upwards. If PTDIR is set, PTMR is counting downwards. The PWM time base is configured via the PTCON SFR. The time base is enabled/disabled by setting/clearing the PTEN bit in the PTCON SFR. PTMR is not cleared when the PTEN bit is cleared in software.

The PTPER SFR sets the counting period for PTMR. The user must write a 15-bit value to PTPER<14:0>. When the value in PTMR<14:0> matches the value in PTPER<14:0>, the time base will either reset to '0' or reverse the count direction on the next occurring clock cycle. The action taken depends on the operating mode of the time base.

Note: If the PWM Period register is set to 0x0000, the timer will stop counting and the interrupt and Special Event Trigger will not be generated, even if the special event value is also 0x0000. The module will not update the PWM Period register if it is already at 0x0000; therefore, the user must disable the module in order to update the PWM Period register.

The PWM time base can be configured for four different modes of operation:

- Free-Running mode
- Single-Shot mode
- Continuous Up/Down Count mode
- Continuous Up/Down Count mode with interrupts for double updates

These four modes are selected by the PTMOD<1:0> bits in the PTCON SFR. The Up/Down Count modes support center-aligned PWM generation. The Single-Shot mode allows the PWM module to support pulse control of certain Electronically Commutative Motors (ECMs).

The interrupt signals generated by the PWM time base depend on the mode selection bits (PTMOD<1:0>) and the postscaler bits (PTOPS<3:0>) in the PTCON SFR.

#### 15.1.1 FREE-RUNNING MODE

In the Free-Running mode, the PWM time base counts upwards until the value in the PWM Time Base Period register (PTPER) is matched. The PTMR register is reset on the following input clock edge and the time base will continue to count upwards as long as the PTEN bit remains set.

When the PWM time base is in the Free-Running mode (PTMOD<1:0> = 00), an interrupt event is generated each time a match with the PTPER register occurs and the PTMR register is reset to zero. The postscaler selection bits may be used in this mode of the timer to reduce the frequency of the interrupt events.

#### 15.1.2 SINGLE-SHOT MODE

In the Single-Shot mode, the PWM time base begins counting upwards when the PTEN bit is set. When the value in the PTMR register matches the PTPER register, the PTMR register will be reset on the following input clock edge and the PTEN bit will be cleared by the hardware to halt the time base.

When the PWM time base is in the Single-Shot mode (PTMOD<1:0> = 01), an interrupt event is generated when a match with the PTPER register occurs. The PTMR register is reset to zero on the following input clock edge and the PTEN bit is cleared. The postscaler selection bits have no effect in this mode of the timer.

#### 15.1.3 CONTINUOUS UP/DOWN COUNT MODES

In the Continuous Up/Down Count modes, the PWM time base counts upwards until the value in the PTPER register is matched. The timer will begin counting downwards on the following input clock edge. The PTDIR bit in the PTMR SFR is read-only and indicates the counting direction. The PTDIR bit is set when the timer counts downwards.

In the Up/Down Count mode (PTMOD<1:0> = 10), an interrupt event is generated each time the value of the PTMR register becomes zero and the PWM time base begins to count upwards. The postscaler selection bits may be used in this mode of the timer to reduce the frequency of the interrupt events.

#### 15.1.4 DOUBLE UPDATE MODE

In the Double Update mode (PTMOD<1:0> = 11), an interrupt event is generated each time the PTMR register is equal to zero, as well as each time a period match occurs. The postscaler selection bits have no effect in this mode of the timer.

The Double Update mode provides two additional functions to the user. First, the control loop bandwidth is doubled because the PWM duty cycles can be updated, twice per period. Second, asymmetrical center-aligned PWM waveforms can be generated, which are useful for minimizing output waveform distortion in certain motor control applications.

Note: Programming a value of 0x0001 in the PWM Period register could generate a continuous interrupt pulse and hence, must be avoided.

#### 15.1.5 PWM TIME BASE PRESCALER

The input clock to PTMR (Fosc/4) has prescaler options of 1:1, 1:4, 1:16 or 1:64, selected by control bits, PTCKPS<1:0>, in the PTCON SFR. The prescaler counter is cleared when any of the following occurs:

- a write to the PTMR register
- a write to the PTCON register
- any device Reset

The PTMR register is not cleared when PTCON is written.

#### 15.1.6 PWM TIME BASE POSTSCALER

The match output of PTMR can optionally be postscaled through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling).

The postscaler counter is cleared when any of the following occurs:

- a write to the PTMR register
- a write to the PTCON register
- any device Reset

The PTMR register is not cleared when PTCON is written.

# 15.2 PWM Period

PTPER is a 15-bit register and is used to set the counting period for the PWM time base. PTPER is a doublebuffered register. The PTPER buffer contents are loaded into the PTPER register at the following instants:

- <u>Free-Running and Single-Shot modes:</u> When the PTMR register is reset to zero after a match with the PTPER register.
- <u>Up/Down Count modes</u>: When the PTMR register is zero.

The value held in the PTPER buffer is automatically loaded into the PTPER register when the PWM time base is disabled (PTEN = 0).

The PWM period can be determined using Equation 15-1:

#### EQUATION 15-1: PWM PERIOD

 $TPWM = \frac{TCY \bullet (PTPER + 1)}{(PTMR Prescale Value)}$ 

If the PWM time base is configured for one of the Up/ Down Count modes, the PWM period will be twice the value provided by Equation 15-1.

The maximum resolution (in bits) for a given device oscillator and PWM frequency can be determined using Equation 15-2:

#### EQUATION 15-2: PWM RESOLUTION


Resolution =  $\frac{\log (2 \cdot \text{TPWM/TCY})}{\log (2)}$ 

# 15.3 Edge-Aligned PWM

Edge-aligned PWM signals are produced by the module when the PWM time base is in the Free-Running or Single-Shot mode. For edge-aligned PWM outputs, the output has a period specified by the value in PTPER and a duty cycle specified by the appropriate Duty Cycle register (see Figure 15-2). The PWM output is driven active at the beginning of the period (PTMR = 0) and is driven inactive when the value in the Duty Cycle register matches PTMR.

If the value in a particular Duty Cycle register is zero, then the output on the corresponding PWM pin will be inactive for the entire PWM period. In addition, the output on the PWM pin will be active for the entire PWM period if the value in the Duty Cycle register is greater than the value held in the PTPER register.

#### FIGURE 15-2: EDGE-ALIGNED PWM




# 15.4 Center-Aligned PWM

Center-aligned PWM signals are produced by the module when the PWM time base is configured in an Up/Down Count mode (see Figure 15-3).

The PWM compare output is driven to the active state when the value of the Duty Cycle register matches the value of PTMR and the PWM time base is counting downwards (PTDIR = 1). The PWM compare output is driven to the inactive state when the PWM time base is counting upwards (PTDIR = 0) and the value in the PTMR register matches the duty cycle value.

If the value in a particular Duty Cycle register is zero, then the output on the corresponding PWM pin will be inactive for the entire PWM period. In addition, the output on the PWM pin will be active for the entire PWM period if the value in the Duty Cycle register is equal to the value held in the PTPER register.



#### 15.5 PWM Duty Cycle Comparison Units

There are four 16-bit Special Function Registers (PDC1, PDC2, PDC3 and PDC4) used to specify duty cycle values for the PWM module.

The value in each Duty Cycle register determines the amount of time that the PWM output is in the active state. The Duty Cycle registers are 16 bits wide. The LSb of a Duty Cycle register determines whether the PWM edge occurs in the beginning. Thus, the PWM resolution is effectively doubled.

# 15.5.1 DUTY CYCLE REGISTER BUFFERS

The four PWM Duty Cycle registers are doublebuffered to allow glitchless updates of the PWM outputs. For each duty cycle, there is a Duty Cycle register that is accessible by the user and a second Duty Cycle register that holds the actual compare value used in the present PWM period.

For edge-aligned PWM output, a new duty cycle value will be updated whenever a match with the PTPER register occurs and PTMR is reset. The contents of the duty cycle buffers are automatically loaded into the Duty Cycle registers when the PWM time base is disabled (PTEN = 0) and the UDIS bit is cleared in PWMCON2.

When the PWM time base is in the Up/Down Count mode, new duty cycle values are updated when the value of the PTMR register is zero and the PWM time base begins to count upwards. The contents of the duty cycle buffers are automatically loaded into the Duty Cycle registers when the PWM time base is disabled (PTEN = 0).

When the PWM time base is in the Up/Down Count mode with double updates, new duty cycle values are updated when the value of the PTMR register is zero, and when the value of the PTMR register matches the value in the PTPER register. The contents of the duty cycle buffers are automatically loaded into the Duty Cycle registers when the PWM time base is disabled (PTEN = 0).

# 15.5.2 DUTY CYCLE IMMEDIATE UPDATES

When the Immediate Update Enable bit is set (IUE = 1), any write to the Duty Cycle registers will update the new duty cycle value immediately. This feature gives the option to the user to allow immediate updates of the active PWM Duty Cycle registers instead of waiting for the end of the current time base period. System stability is improved in closed-loop servo applications by reducing the delay between system observation and the issuance of system corrective commands when immediate updates are enabled (IUE = 1).

If the PWM output is active at the time the new duty cycle is written and the new duty cycle is less than the current time base value, the PWM pulse width will be shortened. If the PWM output is active at the time the new duty cycle is written and the new duty cycle is greater than the current time base value, the PWM pulse width will be lengthened.

If the PWM output is inactive at the time the new duty cycle is written and the new duty cycle is greater than the current time base value, the PWM output will become active immediately and will remain active for the new written duty cycle value.

# 15.6 Complementary PWM Operation

In the Complementary mode of operation, each pair of PWM outputs is obtained by a complementary PWM signal. A dead time may be optionally inserted during device switching, when both outputs are inactive for a short period (refer to **Section 15.7 "Dead-Time Generators"**).

In Complementary mode, the duty cycle comparison units are assigned to the PWM outputs as follows:

- PDC1 register controls PWM1H/PWM1L outputs
- PDC2 register controls PWM2H/PWM2L outputs
- PDC3 register controls PWM3H/PWM3L outputs
- PDC4 register controls PWM4H/PWM4L outputs

The Complementary mode is selected for each PWM I/O pin pair by clearing the appropriate PTMODx bit in the PWMCON1 SFR. The PWM I/O pins are set to Complementary mode by default upon a device Reset.

#### 15.7 Dead-Time Generators


Dead-time generation may be provided when any of the PWM I/O pin pairs are operating in the Complementary Output mode. The PWM outputs use push-pull drive circuits. Due to the inability of the power output devices to switch instantaneously, some amount of time must be provided between the turn-off event of one PWM output in a complementary pair and the turn-on event of the other transistor.

#### The PWM module allows two different dead times to be programmed. These two dead times may be used in one of two methods, described below, to increase user flexibility:

- The PWM output signals can be optimized for different turn-off times in the high side and low side transistors in a complementary pair of transistors. The first dead time is inserted between the turn-off event of the lower transistor of the complementary pair and the turn-on event of the upper transistor. The second dead time is inserted between the turn-off event of the upper transistor and the turn-on event of the lower transistor.
- The two dead times can be assigned to individual PWM I/O pin pairs. This operating mode allows the PWM module to drive different transistor/load combinations with each complementary PWM I/O pin pair.

#### 15.7.1 DEAD-TIME GENERATORS

Each complementary output pair for the PWM module has a 6-bit down counter that is used to produce the dead-time insertion. As shown in Figure 15-4, each dead-time unit has a rising and falling edge detector connected to the duty cycle comparison output.



#### FIGURE 15-4: DEAD-TIME TIMING DIAGRAM

#### 15.7.2 DEAD-TIME ASSIGNMENT

The DTCON2 SFR contains control bits that allow the dead times to be assigned to each of the complementary outputs. Table 15-1 summarizes the function of each dead-time selection control bit.

TABLE 15-1: D	EAD-TIME SELECTION BITS
---------------	-------------------------

Bit	Function
DTS1A	Selects PWM1L/PWM1H active edge dead time.
DTS1I	Selects PWM1L/PWM1H inactive edge dead time.
DTS2A	Selects PWM2L/PWM2H active edge dead time.
DTS2I	Selects PWM2L/PWM2H inactive edge dead time.
DTS3A	Selects PWM3L/PWM3H active edge dead time.
DTS3I	Selects PWM3L/PWM3H inactive edge dead time.
DTS4A	Selects PWM4L/PWM4H active edge dead time.
DTS4I	Selects PWM4L/PWM4H inactive edge dead time.

#### 15.7.3 DEAD-TIME RANGES

The amount of dead time provided by each dead-time unit is selected by specifying the input clock prescaler value and a 6-bit unsigned value. The amount of dead time provided by each unit may be set independently.

Four input clock prescaler selections have been provided to allow a suitable range of dead times, based on the device operating frequency. The clock prescaler option may be selected independently for each of the two dead-time values. The dead-time clock prescaler values are selected using the DTAPS<1:0> and DTBPS<1:0> control bits in the DTCON1 SFR. One of four clock prescaler options (Tcy, 2 Tcy, 4 Tcy or 8 Tcy) may be selected for each of the dead-time values.

After the prescaler values are selected, the dead time for each unit is adjusted by loading two 6-bit unsigned values into the DTCON1 SFR.

The dead-time unit prescalers are cleared on the following events:

- On a load of the down timer due to a duty cycle comparison edge event.
- On a write to the DTCON1 or DTCON2 registers.
- On any device Reset.

Note: The user should not modify the DTCON1 or DTCON2 values while the PWM module is operating (PTEN = 1). Unexpected results may occur.

# 15.8 Independent PWM Output

An Independent PWM Output mode is required for driving certain types of loads. A particular PWM output pair is in the Independent Output mode when the corresponding PTMODx bit in the PWMCON1 register is set. No dead-time control is implemented between adjacent PWM I/O pins when the module is operating in the Independent PWM Output mode and both I/O pins are allowed to be active simultaneously.

In the Independent PWM Output mode, each duty cycle generator is connected to both of the PWM I/O pins in an output pair. By using the associated Duty Cycle register and the appropriate bits in the OVDCON register, the user may select the following signal output options for each PWM I/O pin operating in this mode:

- I/O pin outputs PWM signal
- I/O pin inactive
- I/O pin active

# 15.9 Single Pulse PWM Operation

The PWM module produces single pulse outputs when the PTCON control bits PTMOD<1:0> = 10. Only edgealigned outputs may be produced in the Single Pulse mode. In Single Pulse mode, the PWM I/O pin(s) are driven to the active state when the PTEN bit is set. When a match with a Duty Cycle register occurs, the PWM I/O pin is driven to the inactive state. When a match with the PTPER register occurs, the PTMR register is cleared, all active PWM I/O pins are driven to the inactive state, the PTEN bit is cleared and an interrupt is generated.

# 15.10 PWM Output Override

The PWM output override bits allow the user to manually drive the PWM I/O pins to specified logic states, independent of the duty cycle comparison units.

All control bits associated with the PWM output override function are contained in the OVDCON register. The upper half of the OVDCON register contains eight bits, POVDxH<4:1> and POVDxL<4:1>, that determine which PWM I/O pins will be overridden. The lower half of the OVDCON register contains eight bits, POUTxH<4:1> and POUTxL<4:1>, that determine the state of the PWM I/O pins when a particular output is overridden via the POVD bits.

#### 15.10.1 COMPLEMENTARY OUTPUT MODE

When a PWMxL pin is driven active via the OVDCON register, the output signal is forced to be the complement of the corresponding PWMxH pin in the pair. Dead-time insertion is still performed when PWM channels are overridden manually.

#### 15.10.2 OVERRIDE SYNCHRONIZATION

If the OSYNC bit in the PWMCON2 register is set, all output overrides performed via the OVDCON register are synchronized to the PWM time base. Synchronous output overrides occur at the following times:

- Edge-Aligned mode when PTMR is zero
- Center-Aligned modes when PTMR is zero and the value of PTMR matches PTPER

# 15.11 PWM Output and Polarity Control

There are three device Configuration bits associated with the PWM module that provide PWM output pin control:

- HPOL Configuration bit
- LPOL Configuration bit
- PWMPIN Configuration bit

These three bits in the FPOR Configuration register (see Section 24.0 "Special Features") work in conjunction with the eight PWM Enable bits (PENxH<4:1>, PENxL<4:1>) located in the PWMCON1 SFR. The Configuration bits and PWM Enable bits ensure that the PWM pins are in the correct states after a device Reset occurs. The PWMPIN configuration fuse allows the PWM module outputs to be optionally enabled on a device Reset. If PWMPIN = 0, the PWM outputs will be driven to their inactive states at Reset. If PWMPIN = 1 (default), the PWM outputs will be tri-stated. The HPOL bit specifies the polarity for the PWMxH outputs, whereas the LPOL bit specifies the polarity for the PWMxL outputs.

#### 15.11.1 OUTPUT PIN CONTROL

The PENxH<4:1> and PENxL<4:1> control bits in the PWMCON1 SFR enable each high PWM output pin and each low PWM output pin, respectively. If a particular PWM output pin is not enabled, it is treated as a general purpose I/O pin.

# 15.12 PWM Fault Pins

There are two Fault pins (FLTA and FLTB) associated with the PWM module. When asserted, these pins can optionally drive each of the PWM I/O pins to a defined state.

#### 15.12.1 FAULT PIN ENABLE BITS

The FLTACON and FLTBCON SFRs each have four control bits that determine whether a particular pair of PWM I/O pins is to be controlled by the Fault input pin. To enable a specific PWM I/O pin pair for Fault overrides, the corresponding bit should be set in the FLTACON or FLTBCON register.

If all enable bits are cleared in the FLTACON or FLTBCON register, then the corresponding Fault input pin has no effect on the PWM module and the pin may be used as a general purpose interrupt or I/O pin.

Note: The Fault pin logic can operate independent of the PWM logic. If all the enable bits in the FLTACON/FLTBCON registers are cleared, then the Fault pin(s) could be used as general purpose interrupt pin(s). Each Fault pin has an interrupt vector, interrupt flag bit and interrupt priority bits associated with it.

#### 15.12.2 FAULT STATES

The FLTACON and FLTBCON Special Function Registers have eight bits each that determine the state of each PWM I/O pin when it is overridden by a Fault input. When these bits are cleared, the PWM I/O pin is driven to the inactive state. If the bit is set, the PWM I/O pin will be driven to the active state. The active and inactive states are referenced to the polarity defined for each PWM I/O pin (HPOL and LPOL polarity control bits).

A special case exists when a PWM module I/O pair is in the Complementary mode and both pins are programmed to be active on a Fault condition. The PWMxH pin always has priority in the Complementary mode so that both I/O pins cannot be driven active simultaneously.

#### 15.12.3 FAULT PIN PRIORITY

If both Fault input pins have been assigned to control a particular PWM I/O pin, the Fault state programmed for the Fault A input pin will take priority over the Fault B input pin.

#### 15.12.4 FAULT INPUT MODES

Each of the Fault input pins have two modes of operation:

- Latched Mode: When the Fault pin is driven low, the PWM outputs will go to the states defined in the FLTACON/FLTBCON registers. The PWM outputs will remain in this state until the Fault pin is driven high and the corresponding interrupt flag has been cleared in software. When both of these actions have occurred, the PWM outputs will return to normal operation at the beginning of the next PWM cycle or half-cycle boundary. If the interrupt flag is cleared before the Fault condition ends, the PWM module will wait until the Fault pin is no longer asserted, to restore the outputs.
- **Cycle-by-Cycle Mode:** When the Fault input pin is driven low, the PWM outputs remain in the defined Fault states for as long as the Fault pin is held low. After the Fault pin is driven high, the PWM outputs return to normal operation at the beginning of the following PWM cycle or half-cycle boundary.

The operating mode for each Fault input pin is selected using the FLTAM and FLTBM control bits in the FLTACON and FLTBCON Special Function Registers.

Each of the Fault pins can be controlled manually in software.

# 15.13 PWM Update Lockout

For a complex PWM application, the user may need to write up to four Duty Cycle registers and the PWM Time Base Period register, PTPER, at a given time. In some applications, it is important that all buffer registers be written before the new duty cycle and period values are loaded for use by the module.

The PWM update lockout feature is enabled by setting the UDIS control bit in the PWMCON2 SFR. The UDIS bit affects all Duty Cycle Buffer registers and the PWM Time Base Period register, PTPER. No duty cycle changes or period value changes will have effect while UDIS = 1.

If the IUE bit is set, any change to the Duty Cycle registers will be immediately updated regardless of the UDIS bit state. The PWM Period register (PTPER) updates are not affected by the IUE control bit.

# 15.14 PWM Special Event Trigger

The PWM module has a Special Event Trigger that allows ADC conversions to be synchronized to the PWM time base. The ADC sampling and conversion time may be programmed to occur at any point within the PWM period. The Special Event Trigger allows the user to minimize the delay between the time when ADC conversion results are acquired and the time when the duty cycle value is updated.

The PWM Special Event Trigger has an SFR named SEVTCMP, and five control bits to control its operation. The PTMR value for which a Special Event Trigger should occur is loaded into the SEVTCMP register. When the PWM time base is in an Up/Down Count mode, an additional control bit is required to specify the counting phase for the Special Event Trigger. The count phase is selected using the SEVTDIR control bit in the SEVTCMP SFR. If the SEVTDIR bit is cleared, the Special Event Trigger will occur on the upward counting cycle of the PWM time base. If the SEVTDIR bit is set, the Special Event Trigger will occur on the downward count cycle of the PWM time base. The SEVTDIR control bit has no effect unless the PWM time base is configured for an Up/Down Count mode.

#### 15.14.1 SPECIAL EVENT TRIGGER POSTSCALER

The PWM Special Event Trigger has a postscaler that allows a 1:1 to 1:16 postscale ratio. The postscaler is configured by writing the SEVOPS<3:0> control bits in the PWMCON2 SFR.

The special event output postscaler is cleared on the following events:

- Any write to the SEVTCMP register
- Any device Reset

#### 15.15 PWM Operation During CPU Sleep Mode

The Fault A and Fault B input pins have the ability to wake the CPU from Sleep mode. The PWM module generates an interrupt if either of the Fault pins is driven low while in Sleep.

# 15.16 PWM Operation During CPU Idle Mode

The PTCON SFR contains a PTSIDL control bit. This bit determines if the PWM module will continue to operate or stop when the device enters Idle mode. If PTSIDL = 0, the module will continue to operate. If PTSIDL = 1, the module will stop operation as long as the CPU remains in Idle mode.

# REGISTER 15-1: PTCON: PWM TIME BASE CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
PTEN		PTSIDL	_		_	—	_
bit 15							bit 8
D AM O	DAMO	DAMO	DAMO	D/M/ O	DAMA	DAVO	DAMO
R/W-0	R/W-0			R/W-0	R/W-0	R/W-0	R/W-0
PTOPS<3:0>				PICKI	PS<1:0>	PTMOD	bit 0
							Dit C
Legend:							
R = Readab	le bit	W = Writable b	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15		Time Base Tim	er Enable bit				
	1 = PWM time 0 = PWM time						
bit 14		ted: Read as '0	,,				
bit 13	•	V Time Base St		do hit			
DIL 13		e base halts in (	•				
		e base runs in C					
bit 12-8	Unimplemen	ted: Read as 'o	)'				
bit 7-4	PTOPS<3:0>	: PWM Time Ba	ase Output P	ostscale Select	bits		
	1111 = 1:16 p	oostscale					
	•						
	•						
	0001 = 1:2 pc 0000 = 1:1 pc						
bit 3-2	•	>: PWM Time E	Rase Input C	lock Prescale S	Select hits		
		ne base input cl	-				
	10 = PWM tin	ne base input cl	ock period is	16 TCY (1:16 p	orescale)		
		ne base input c					
<b>1</b>		ne base input cl	-		ale)		
bit 1-0		PWM Time B			n Count mode y	vith interrupts fo	or doublo
	PWM u	-					
	10 = PWM tir	me base operat			n Count mode		
		me base operat	•				
	00 = PWM tir	me base operat	es in a Free-	Running mode			

# REGISTER 15-2: PTMR: PWM TIMER COUNT VALUE REGISTER

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTDIR				PTMR<14:8>	>		
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTMR<7:0>							
bit 7	bit 7						bit 0

Legend:				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	PTDIR: PWM Time Base Count Direction Status bit (read-only)
	1 = PWM time base is counting down
	0 = PWM time base is counting up
	•

bit 14-0 PTMR <14:0>: PWM Time Base Register Count Value bits

#### REGISTER 15-3: PTPER: PWM TIME BASE PERIOD REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	PTPER<14:8>						
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PTPER<7:0>								
bit 7						bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-0 **PTPER<14:0>:** PWM Time Base Period Value bits

# REGISTER 15-4: SEVTCMP: SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SEVTDIR <sup>(1)</sup>			Ś	SEVTCMP<14:8> <sup>(2</sup>	2)			
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			SEVTC	MP<7:0> <sup>(2)</sup>				
bit 7							bit (	
Legend:								
R = Readable	e bit	W = Writable bi	t	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			0' = Bit is cleared x = Bit is			nown		

1 = A Special Event Trigger will occur when the PWM time base is counting downwards 0 = A Special Event Trigger will occur when the PWM time base is counting upwards

bit 14-0 SEVTCMP<14:0>: Special Event Compare Value bits<sup>(2)</sup>

**Note 1:** SEVTDIR is compared with PTDIR (PTMR<15>) to generate the Special Event Trigger.

2: SEVTCMP<14:0> is compared with PTMR<14:0> to generate the Special Event Trigger.

REGISTER 15-5: PWMCON1: PWM CONTROL REGISTER	ISTER 15-5:	VMCON1: PWM CONTROL REGIST	ER 1
--	-------------	----------------------------	------

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	PTMOD4	PTMOD3	PTMOD2	PTMOD1
bit 15							bit 8

| R/W-1                |
|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| PEN4H <sup>(1)</sup> | PEN3H <sup>(1)</sup> | PEN2H <sup>(1)</sup> | PEN1H <sup>(1)</sup> | PEN4L <sup>(1)</sup> | PEN3L <sup>(1)</sup> | PEN2L <sup>(1)</sup> | PEN1L <sup>(1)</sup> |
| bit 7                |                      |                      |                      |                      |                      |                      | bit 0                |

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-12	Unimplemented: Read as '0'
bit 11-8	PTMOD<4:1>: PWM I/O Pair Mode bits
	<ul> <li>1 = PWM I/O pin pair is in the Independent PWM Output mode</li> <li>0 = PWM I/O pin pair is in the Complementary Output mode</li> </ul>
bit 7-4	PEN4H:PEN1H: PWMxH I/O Enable bits <sup>(1)</sup>
	1 = PWMxH pin is enabled for PWM output
	0 = PWMxH pin disabled, I/O pin becomes general purpose I/O
bit 3-0	PEN4L:PEN1L: PWMxL I/O Enable bits <sup>(1)</sup>
	<ul> <li>1 = PWMxL pin is enabled for PWM output</li> <li>0 = PWMxL pin disabled, I/O pin becomes general purpose I/O</li> </ul>

**Note 1:** Reset condition of the PENxH and PENxL bits depends on the value of the PWMPIN Configuration bit in the FPOR Configuration register.

#### REGISTER 15-6: PWMCON2: PWM CONTROL REGISTER 2

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	—	—		SEVO	PS<3:0>			
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
—	—		—	—	IUE	OSYNC	UDIS		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable b	bit	U = Unimplen	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 11-8	SEVOPS<3:0 1111 = 1:16 p • • 0001 = 1:2 pc 0000 = 1:1 pc	oostscale ostscale ostscale	al Event Trig	ger Output Post	scale Select b	its			
bit 7-3	-	ted: Read as '0							
bit 2	1 = Updates t	te Update Enat o the active PD o the active PD	C registers a		d to the PWM	time base			
bit 1	1 = Output ov	<ul> <li>0 = Updates to the active PDC registers are synchronized to the PWM time base</li> <li>OSYNC: Output Override Synchronization bit</li> <li>1 = Output overrides via the OVDCON register are synchronized to the PWM time base</li> <li>0 = Output overrides via the OVDCON register occur on next Tcx boundary</li> </ul>							
bit 0	1 = Updates f	<ul> <li>0 = Output overrides via the OVDCON register occur on next Tcy boundary</li> <li>UDIS: PWM Update Disable bit</li> <li>1 = Updates from Duty Cycle and Period Buffer registers are disabled</li> <li>0 = Updates from Duty Cycle and Period Buffer registers are enabled</li> </ul>							

### REGISTER 15-7: DTCON1: DEAD-TIME CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTB	PS<1:0>			DTE	8<5:0>		
bit 15		ł					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTA	PS<1:0>			DTA	<5:0>		
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-14		>: Dead-Time U					
	•	period for Dead-					
		period for Dead- period for Dead-					
		period for Dead-					
bit 13-8	-	Unsigned 6-bit [			me Unit B bits		
bit 7-6	DTAPS<1:0	>: Dead-Time U	nit A Prescale	e Select bits			
	11 = Clock p	period for Dead-	Time Unit A is	s 8 TCY			
	10 = Clock p	period for Dead-	Time Unit A is	s 4 Tcy			
	01 = Clock p	period for Dead-	Time Unit A is	s 2 Tcy			
	00 = Clock p	period for Dead-	Time Unit A is	в Тсү			
bit 5-0	DTA<5:0>: l	Jnsigned 6-bit D	ead-Time Val	lue for Dead-Ti	me Unit A bits		

# REGISTER 15-8: DTCON2: DEAD-TIME CONTROL REGISTER 2

			U-0	U-0	U-0	U-0	U-0					
	—	_		—		—	—					
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
DTS4A	DTS4I	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I					
bit 7							bit 0					
Legend:												
R = Readable	e bit	W = Writable I	hit	U = Unimplen	nented bit, read	1 as '0'						
n = Value at POR		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown					
bit 15-8	Unimplemen	ted: Read as 'd	)'									
bit 7	DTS4A: Dead	d-Time Select fo	or PWM4 Sig	nal Going Activ	e bit							
		L = Dead time provided from Unit B										
		e provided from										
bit 6		<b>DTS4I:</b> Dead-Time Select for PWM4 Signal Going Inactive bit 1 = Dead time provided from Unit B										
		0 = Dead time provided from Unit A										
bit 5		DTS3A: Dead-Time Select for PWM3 Signal Going Active bit										
		e provided from	-	Ū								
	0 = Dead time	e provided from	Unit A									
bit 4	DTS3I: Dead-Time Select for PWM3 Signal Going Inactive bit											
		1 = Dead time provided from Unit B 0 = Dead time provided from Unit A										
bit 3		d-Time Select for		nal Going Activ	re hit							
bit 0		e provided from	•		e bit							
		e provided from										
bit 2	DTS2I: Dead	-Time Select for	r PWM2 Sign	al Going Inactiv	ve bit							
		e provided from										
1.16.4		e provided from										
bit 1		d-Time Select fo	•	nal Going Activ	'e bit							
		e provided from e provided from										
bit 0		-Time Select for		al Going Inactiv	ve bit							
		e provided from										
		e provided from										

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
FAOV4H	FAOV4L	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L			
bit 15							bit 8			
				<b>D</b> 4 4 4 4						
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
FLTAM	—		_	FAEN4	FAEN3	FAEN2	FAEN1			
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15-8				t A PWM Overr						
	1 = The PWM output pin is driven active on an external Fault input event									
	0 = The PWM output pin is driven inactive on an external Fault input event									
bit 7	FLTAM: Fault A Mode bit									
	<ul> <li>1 = The Fault A input pin functions in the Cycle-by-Cycle mode</li> <li>0 = The Fault A input pin latches all control pins to the programmed states in FLTACON&lt;15:8&gt;</li> </ul>									
bit 6-4		ted: Read as '			og.aou ola					
bit 3	•									
	FAEN4: Fault Input A Enable bit 1 = PWM4H/PWM4L pin pair is controlled by Fault Input A									
	0 = PWM4H/PWM4L pin pair is not controlled by Fault Input A									
bit 2	FAEN3: Fault	Input A Enabl	e bit							
				by Fault Input						
	0 = PWM3H/F	PWM3L pin pai	ir is not contro	lled by Fault In	put A					
bit 1		Input A Enabl								
				by Fault Input						
				lled by Fault In	put A					
bit 0	FAEN1: Fault Input A Enable bit									
	- D\A/A 4 + + //			by Fault Input	•					

## REGISTER 15-9: FLTACON: FAULT A CONTROL REGISTER

## REGISTER 15-10: FLTBCON: FAULT B CONTROL REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
FBOV4H	FBOV4L	FBOV3H	FBOV3L	FBOV2H	FBOV2L	FBOV1H	FBOV1L	
bit 15							bit 8	
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
FLTBM			—	FBEN4 <sup>(1)</sup>	FBEN3 <sup>(1)</sup>	FBEN2 <sup>(1)</sup>	FBEN1 <sup>(1)</sup>	
bit 7							bit (	
Legend:								
R = Readable		W = Writable		•	nented bit, read			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	nown	
bit 7	<ul> <li>0 = The PWM output pin is driven inactive on an external Fault input event</li> <li>FLTBM: Fault B Mode bit</li> <li>1 = The Fault B input pin functions in the Cycle-by-Cycle mode</li> </ul>							
	$\perp - \Pi \Box I a u I$	D INDUL DIN 1UI	ictions in the (	Cvcle-bv-Cvcle	mode			
	0 = The Fault	B input pin late	ches all contro			es in FLTBCON	N<15:8>	
bit 6-4	0 = The Fault <b>Unimplemen</b>	B input pin late ted: Read as '	ches all contro			es in FLTBCON	√<15:8>	
bit 6-4 bit 3	0 = The Fault <b>Unimplemen</b> FBEN4: Fault	B input pin late ted: Read as ' Input B Enable	ches all contro o' e bit <sup>(1)</sup>	ol pins to the pr	ogrammed stat	es in FLTBCON	√<15:8>	
	0 = The Fault Unimplemen FBEN4: Fault 1 = PWM4H/f	B input pin late ted: Read as ' Input B Enable PWM4L pin pai	ches all contro o' e bit <sup>(1)</sup> r is controlled	ol pins to the pr by Fault Input	ogrammed stat B	es in FLTBCON	√<15:8>	
bit 3	0 = The Fault Unimplemen FBEN4: Fault 1 = PWM4H/F 0 = PWM4H/F	B input pin late ted: Read as ' Input B Enable PWM4L pin pai PWM4L pin pai	ches all contro o' e bit <sup>(1)</sup> r is controlled r is not contro	ol pins to the pr by Fault Input	ogrammed stat B	es in FLTBCON	√<15:8>	
	0 = The Fault Unimplemen FBEN4: Fault 1 = PWM4H/f 0 = PWM4H/f FBEN3: Fault 1 = PWM3H/f	B input pin late ted: Read as for Input B Enable PWM4L pin pai PWM4L pin pai Input B Enable PWM3L pin pai	ches all contro o' e bit <sup>(1)</sup> r is controlled r is not contro e bit <sup>(1)</sup> r is controlled	by Fault Input lled by Fault Input by Fault Input	ogrammed stat B put B B	es in FLTBCON	√<15:8>	
bit 3	0 = The Fault Unimplemen FBEN4: Fault 1 = PWM4H/F 0 = PWM4H/F FBEN3: Fault 1 = PWM3H/F 0 = PWM3H/F	B input pin late ted: Read as for Input B Enable PWM4L pin pai PWM4L pin pai Input B Enable	ches all contro o' e bit <sup>(1)</sup> r is controlled r is not contro e bit <sup>(1)</sup> r is controlled r is not contro	by Fault Input lled by Fault Input by Fault Input	ogrammed stat B put B B	es in FLTBCON	√<15:8>	
bit 3	0 = The Fault Unimplemen FBEN4: Fault 1 = PWM4H/f 0 = PWM4H/f FBEN3: Fault 1 = PWM3H/f 0 = PWM3H/f FBEN2: Fault 1 = PWM2H/f	B input pin late ted: Read as for Input B Enable PWM4L pin pai PWM4L pin pai Input B Enable PWM3L pin pai PWM3L pin pai Input B Enable PWM2L pin pai	ches all contro o' e bit <sup>(1)</sup> r is controlled r is not contro e bit <sup>(1)</sup> r is controlled r is not contro e bit <sup>(1)</sup> r is controlled	by Fault Input lled by Fault Input by Fault Input lled by Fault Input lled by Fault Input	ogrammed stat B put B B put B B	es in FLTBCON	√<15:8>	
bit 3	0 = The Fault Unimplemen FBEN4: Fault 1 = PWM4H/f 0 = PWM4H/f FBEN3: Fault 1 = PWM3H/f 0 = PWM3H/f FBEN2: Fault 1 = PWM2H/f 0 = PWM2H/f	B input pin late ted: Read as for Input B Enable PWM4L pin pai WM4L pin pai Input B Enable PWM3L pin pai PWM3L pin pai	ches all contro o' e bit <sup>(1)</sup> r is controlled r is not contro e bit <sup>(1)</sup> r is controlled r is not contro e bit <sup>(1)</sup> r is controlled r is not contro	by Fault Input lled by Fault Input by Fault Input lled by Fault Input lled by Fault Input	ogrammed stat B put B B put B B	es in FLTBCON	√<15:8>	

**Note 1:** Fault A pin has priority over Fault B pin, if enabled.

#### REGISTER 15-11: OVDCON: OVERRIDE CONTROL REGISTER

| R/W-1  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| POVD4H | POVD4L | POVD3H | POVD3L | POVD2H | POVD2L | POVD1H | POVD1L |
| bit 15 |        |        |        |        |        |        | bit 8  |

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| POUT4H | POUT4L | POUT3H | POUT3L | POUT2H | POUT2L | POUT1H | POUT1L |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8

POVDxH<4:1>:POVDxL<4:1>: PWM Output Override bits

1 = Output on PWMx I/O pin is controlled by the PWM generator

0 = Output on PWMx I/O pin is controlled by the value in the corresponding POUTxH:POUTxL bit

```
bit 7-0
```

POUTxH<4:1>:POUTxL<4:1>: PWM Manual Output bits

1 = PWMx I/O pin is driven active when the corresponding POVDxH:POVDxL bit is cleared

0 = PWMx I/O pin is driven inactive when the corresponding POVDxH:POVDxL bit is cleared

## REGISTER 15-12: PDC1: PWM DUTY CYCLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC <sup>2</sup>	1<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	1<7:0>			
bit 7							bit 0
Legend:							
-	- :4		:4		nented hit were		
R = Readable I	DIT	W = Writable b	lt	0 = 0 nimpler	nented bit, rea	a as u	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 PDC1<15:0>: PWM Duty Cycle #1 Value bits

#### REGISTER 15-13: PDC2: PWM DUTY CYCLE REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PDC2	2<15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PDC	2<7:0>			
bit 7						bit 0
bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is			nown
	R/W-0	R/W-0 R/W-0	PDC2 R/W-0 R/W-0 R/W-0 PDC bit W = Writable bit	PDC2<15:8>           R/W-0         R/W-0         R/W-0           PDC2<7:0>         PDC2<7:0>	PDC2<15:8>           R/W-0         R/W-0         R/W-0           PDC2<7:0>           bit         W = Writable bit         U = Unimplemented bit, read	PDC2<15:8> $R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0$ $PDC2<7:0>$ bit W = Writable bit U = Unimplemented bit, read as '0'

bit 15-0 PDC2<15:0>: PWM Duty Cycle #2 Value bits

### REGISTER 15-14: PDC3: PWM DUTY CYCLE REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PDC	3<15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PDC	3<7:0>			
						bit 0
bit	W = Writable b	it	U = Unimplemented bit, read as '0'			
OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unk			nown
	R/W-0	R/W-0 R/W-0 bit W = Writable b	PDC3 R/W-0 R/W-0 R/W-0 PDC oit W = Writable bit	PDC3<15:8>           R/W-0         R/W-0         R/W-0           PDC3<7:0>         PDC3<7:0>	PDC3<15:8>           R/W-0         R/W-0         R/W-0           PDC3<7:0>         PDC3<7:0>	PDC3<15:8>           R/W-0         R/W-0         R/W-0         R/W-0           PDC3<7:0>         PDC3<7:0>

bit 15-0 PDC3<15:0>: PWM Duty Cycle #3 Value bits

#### REGISTER 15-15: PDC4: PWM DUTY CYCLE REGISTER 4

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC4	1<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	4<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is un			nown

bit 15-0 PDC4<15:0>: PWM Duty Cycle #4 Value bits

NOTES:

# 16.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE


Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

This section describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data. The operational features of the QEI include:

- Three input channels for two phase signals and index pulse
- 16-bit up/down position counter
- · Count direction status
- Position Measurement (x2 and x4) mode
- Programmable digital noise filters on inputs
- Alternate 16-bit Timer/Counter mode
- Quadrature Encoder Interface interrupts

These operating modes are determined by setting the appropriate bits, QEIM<2:0> (QEICON<10:8>). Figure 16-1 depicts the Quadrature Encoder Interface block diagram.





#### 16.1 Quadrature Encoder Interface Logic

A typical incremental (a.k.a. optical) encoder has three outputs: Phase A, Phase B and an index pulse. These signals are useful and often required in position and speed control of ACIM and SR motors.

The two channels, Phase A (QEA) and Phase B (QEB), have a unique relationship. If Phase A leads Phase B, then the direction (of the motor) is deemed positive or forward. If Phase A lags Phase B, then the direction (of the motor) is deemed negative or reverse.

A third channel, termed index pulse, occurs once per revolution and is used as a reference to establish an absolute position. The index pulse coincides with Phase A and Phase B, both low.

### 16.2 16-bit Up/Down Position Counter Mode

The 16-bit up/down counter counts up or down on every count pulse, which is generated by the difference of the Phase A and Phase B input signals. The counter acts as an integrator whose count value is proportional to position. The direction of the count is determined by the UPDN signal which is generated by the Quadrature Encoder Interface logic.

#### 16.2.1 POSITION COUNTER ERROR CHECKING

Position counter error checking in the QEI is provided for and indicated by the CNTERR bit (QEICON<15>). The error checking only applies when the position counter is configured for Reset on the Index Pulse modes (QEIM<2:0> = 110 or 100). In these modes, the contents of the POSCNT register are compared with the values (0xFFFF or MAXCNT + 1, depending on direction). If these values are detected, an error condition is generated by setting the CNTERR bit and a QEI counter error interrupt is generated. The QEI counter error interrupt can be disabled by setting the CEID bit (DFLTCON<8>). The position counter continues to count encoder edges after an error has been detected. The POSCNT register continues to count up/down until a natural rollover/underflow. No interrupt is generated for the natural rollover/underflow event. The CNTERR bit is a read/write bit and is reset in software by the user.

#### 16.2.2 POSITION COUNTER RESET

The Position Counter Reset Enable bit, POSRES (QEI<2>), controls whether the position counter is reset when the index pulse is detected. This bit is only applicable when QEIM<2:0> = 100 or 110.

If the POSRES bit is set to '1', then the position counter is reset when the index pulse is detected. If the POSRES bit is set to '0', then the position counter is not reset when the index pulse is detected. The position counter will continue counting up or down, and will be reset on the rollover or underflow condition.

The interrupt is still generated on the detection of the index pulse and not on the position counter overflow/ underflow.

#### 16.2.3 COUNT DIRECTION STATUS

As mentioned in the previous section, the QEI logic generates a UPDN signal, based upon the relationship between Phase A and Phase B. In addition to the output pin, the state of this internal UPDN signal is supplied to an SFR bit, UPDN (QEICON<11>), as a read-only bit. To place the state of this signal on an I/O pin, the SFR bit, PCDOUT (QEICON<6>), must be set to '1'.

#### 16.3 Position Measurement Mode

There are two measurement modes which are supported and are termed x2 and x4. These modes are selected by the QEIM<2:0> mode select bits located in SFR QEICON<10:8>.

When control bits, QEIM<2:0> = 100 or 101, the x2 Measurement mode is selected and the QEI logic only looks at the Phase A input for the position counter increment rate. Every rising and falling edge of the Phase A signal causes the position counter to be incremented or decremented. The Phase B signal is still utilized for the determination of the counter direction, just as in the x4 Measurement mode.

Within the x2 Measurement mode, there are two variations of how the position counter is reset:

- 1. Position counter reset by detection of index pulse, QEIM<2:0> = 100.
- Position counter reset by match with MAXCNT, QEIM<2:0> = 101.

When control bits, QEIM<2:0> = 110 or 111, the x4 Measurement mode is selected and the QEI logic looks at both edges of the Phase A and Phase B input signals. Every edge of both signals causes the position counter to increment or decrement.

Within the x4 Measurement mode, there are two variations of how the position counter is reset:

- Position counter reset by detection of index pulse, QEIM<2:0> = 110.
- Position counter reset by match with MAXCNT, QEIM<2:0> = 111.

The x4 Measurement mode provides for finer resolution data (more position counts) for determining motor position.

#### 16.4 Programmable Digital Noise Filters

The digital noise filter section is responsible for rejecting noise on the incoming capture or quadrature signals. Schmitt Trigger inputs and a 3-clock cycle delay filter combine to reject low-level noise and large, short duration noise spikes that typically occur in noise prone applications, such as a motor system.

The filter ensures that the filtered output signal is not permitted to change until a stable value has been registered for three consecutive clock cycles.

For the QEA, QEB and INDX pins, the clock divide frequency for the digital filter is programmed by bits, QECK<2:0> (DFLTCON<6:4>), and are derived from the base instruction cycle, TcY.

To enable the filter output for channels QEA, QEB and INDX, the QEOUT bit must be '1'. The filter network for all channels is disabled on POR.

## 16.5 Alternate 16-bit Timer/Counter

When the QEI module is not configured for the QEI mode, QEIM<2:0> = 001, the module can be configured as a simple 16-bit timer/counter. The setup and control of the auxiliary timer is accomplished through the QEICON SFR register. This timer functions identically to Timer1. The QEA pin is used as the timer clock input.

When configured as a timer, the POSCNT register serves as the Timer Count register and the MAXCNT register serves as the Period register. When a Timer/ Period register match occur, the QEI interrupt flag will be asserted.

The only exception between the general purpose timers and this timer is the added feature of external up/down input select. When the UPDN pin is asserted high, the timer will increment up. When the UPDN pin is asserted low, the timer will be decremented.

Note:	Changing the operational mode (i.e., from
	QEI to timer or vice versa) will not affect the
	Timer/Position Count register contents.

The UPDN control/status bit (QEICON<11>) can be used to select the count direction state of the Timer register. When UPDN = 1, the timer will count up. When UPDN = 0, the timer will count down.

In addition, control bit UDSRC, (QEICON<0>), determines whether the timer count direction state is based on the logic state written into the UPDN control/ status bit (QEICON<11>) or the QEB pin state. When UDSRC = 1, the timer count direction is controlled from the QEB pin. Likewise, when UDSRC = 0, the timer count direction is controlled by the UPDN bit.

Note: This timer does not support the External Asynchronous Counter mode of operation. If using an external clock source, the clock will automatically be synchronized to the internal instruction cycle.

### 16.6 QEI Module Operation During CPU Sleep Mode

#### 16.6.1 QEI OPERATION DURING CPU SLEEP MODE

The QEI module will be halted during the CPU Sleep mode.

#### 16.6.2 TIMER OPERATION DURING CPU SLEEP MODE

During CPU Sleep mode, the timer will not operate because the internal clocks are disabled.

#### 16.7 QEI Module Operation During CPU Idle Mode

Since the QEI module can function as a Quadrature Encoder Interface, or as a 16-bit timer, the following section describes operation of the module in both modes.

#### 16.7.1 QEI OPERATION DURING CPU IDLE MODE

When the CPU is placed in the Idle mode, the QEI module will operate if QEISIDL (QEICON<13>) = 0. This bit defaults to a logic '0' upon executing POR. For halting the QEI module during the CPU Idle mode, QEISIDL should be set to '1'.

#### 16.7.2 TIMER OPERATION DURING CPU IDLE MODE

When the CPU is placed in the Idle mode and the QEI module is configured in the 16-bit Timer mode, the 16-bit timer will operate if QEISIDL (QEICON<13>) = 0. This bit defaults to a logic '0' upon executing POR. For halting the timer module during the CPU Idle mode, QEISIDL should be set to '1'.

If the QEISIDL bit is cleared, the timer will function normally as if the CPU Idle mode had not been entered.

## 16.8 Quadrature Encoder Interface Interrupts

The Quadrature Encoder Interface has the ability to generate an interrupt on occurrence of the following events:

- Interrupt on 16-bit up/down position counter rollover/underflow
- Detection of qualified index pulse or if CNTERR bit is set
- Timer period match event (overflow/underflow)
- Gate accumulation event

The QEI Interrupt Flag bit, QEIIF, is asserted upon occurrence of any of the above events. The QEIIF bit must be cleared in software. QEIIF is located in the IFS3 register.

Enabling an interrupt is accomplished via the respective enable bit, QEIIE. The QEIIE bit is located in the IEC3 register.

# 17.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, ADC, etc. The SPI module is compatible with SPI and SIOP from Motorola<sup>®</sup>.

Note: Do not perform read-modify-write operations (such as bit-oriented instructions) on the SPIxBUF register.

The module supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.

The SPI serial interface consists of four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode,  $\overline{SSx}$  is not used. In the 2-pin mode, both SDOx and  $\overline{SSx}$  are not used.

A block diagram of an SPI module is shown in Figure 17-1. All dsPIC33F devices contain two SPI modules on a single device.

The SPI module contains an 8-word deep FIFO buffer; the top of the buffer is denoted as SPIxBUF. If DMA transfers are enabled, the FIFO buffer must be disabled by clearing the ENHBUF bit (SPIxCON2<0>).

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 or SPI2 module. To set up the SPI module for the Master mode of operation:


- 1. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFSn register.
  - b) Set the SPIxIE bit in the respective IECn register.
  - c) Write the SPIxIP bits in the respective IPCn register to set the interrupt priority.
- 2. Write the desired settings to the SPIxCON register with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Slave mode of operation:


- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFSn register.
  - b) Set the SPIxIE bit in the respective IECn register.
  - c) Write the SPIxIP bits in the respective IPCn register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

The SPI module generates an interrupt indicating completion of a byte or word transfer, as well as a separate interrupt for all SPI error conditions.

Note: Both SPI1 and SPI2 can trigger a DMA data transfer. If SPI1 or SPI2 is selected as the DMA IRQ source, a DMA transfer occurs when the SPI1IF or SPI2IF bit gets set as a result of an SPI1 or SPI2 byte or word transfer.




#### FIGURE 17-1: SPI MODULE BLOCK DIAGRAM




#### FIGURE 17-2: SPI MASTER/SLAVE CONNECTION











© 2006 Microchip Technology Inc.









#### EQUATION 17-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED

 $FSCK = \frac{FCY}{Primary Prescaler * Secondary Prescaler}$ 

#### TABLE 17-1: SAMPLE SCKx FREQUENCIES

Fcy = 40 MHz		Secondary Prescaler Settings						
FCT = 40 MHZ		1:1	2:1	4:1	6:1	8:1		
Primary Prescaler Settings	1:1	Invalid	Invalid	10000	6666.67	5000		
	4:1	10000	5000	2500	1666.67	1250		
	16:1	2500	1250	625	416.67	312.50		
	64:1	625	312.5	156.25	104.17	78.125		
Fcy = 5 MHz								
Primary Prescaler Settings	1:1	5000	2500	1250	833	625		
	4:1	1250	625	313	208	156		
	16:1	313	156	78	52	39		
	64:1	78	39	20	13	10		

Note: SCKx frequencies shown in kHz.

#### REGISTER 17-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
SPIEN	_	SPISIDL	_	—		BUFELM<2:0>	
bit 15							bit
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
	SPIROV	<u> </u>				SPITBF	SPIRBF
bit 7	orintov					OFTE	bit
Legend:		C = Clearable					
R = Readable		W = Writable		•	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	SPIEN: SPIX	Enable bit					
	1 = Enables r 0 = Disables		nfigures SCK	x, SDOx, SDIx	and SSx as ser	ial port pins	
bit 14	Unimplemen	ted: Read as '	o'				
bit 13	SPISIDL: Sto	p in Idle Mode	bit				
		ue module ope module operat		device enters Id ode	lle mode		
bit 12-11	Unimplemen	ted: Read as '	o'				
bit 10-8	BUFELM<2:0	<b>)&gt;:</b> FIFO Buffer	Length in W	ords bits			
	111 = 8 word	-					
	110 = 7 word	-					
	101 = 6 word 100 = 5 word						
	011 = 4 word	S					
	010 = 3 word	-					
	001 = 2 word 000 = 1 word	-					
bit 7		ted: Read as '	o'				
bit 6	-	ceive Overflow					
			-	ved and discard	led. The user so	oftware has not	read the
		data in the SPI		er.			
		low has occurre					
bit 5-2	-	ted: Read as '					
bit 1		x Transmit Buff					
		not yet started, started, SPIxTX		full			
				writes SPIxBU	F location. load	ina SPIxTXB.	
				SPIx module tra			SPIxSR.
bit 0	SPIRBF: SPI	x Receive Buffe	er Full Status	bit			
		complete, SPIx	RXB is full				
		s not complete		empty transfers data			

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—		DISSCK	DISSDO	MODE16	SMP	CKE <sup>(1)</sup>
oit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	
pit 7							bit
.egend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
it 15-13	Unimplemen	ted: Read as '	0'				
it 12	-			er modes only)			
	1 = Internal S	PI clock is disa PI clock is ena	abled, pin func	• •			
it 11		able SDOx pin					
		is not used by is controlled b		unctions as I/O	)		
it 10	•	ord/Byte Comm	-	ect bit			
	1 = Communi	cation is word- cation is byte-	wide (16 bits)				
it 9	SMP: SPIx D	ata Input Sam	ole Phase bit				
		a sampled at e					
	Slave mode:			n Slave mode.			
oit 8		ock Edge Sele		<b>,</b>			
					clock state to Idl		
oit 7		Select Enable					
	$1 = \overline{SSx}$ pin u	sed for Slave i	node	rolled by port fu	inction.		
oit 6	-	olarity Select		,			
				ve state is a lov e state is a high			
oit 5	MSTEN: Mas	ter Mode Enat	ole bit				
	1 = Master m 0 = Slave mo						
oit 4-2		Secondary Pre	escale bits (Ma	aster mode)			
	111 <b>= Second</b>	dary prescale 2	:1				
	 000 <b>= Secon</b> o	dary prescale 8	3:1				
it 1-0		Primary Presc		er mode)			
	11 = Primary	prescale 1:1		,			
	10 = Primary 01 = Primary						
		nreenale tert					

**Note 1:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL		—		—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_				—	_	FRMDLY	ENHBUF
bit 7							bit C
Legend:							
R = Readab		W = Writable I	oit	U = Unimpler			
-n = Value a	= Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						
bit 15		ned SPIx Support en		in used as fram	e svnc nulse	input/output)	
		Plx support en Plx support dis		in used as fram	e sync pulse	input/output)	
bit 14		me Sync Pulse		atrol bit			
		nc pulse input (					
		nc pulse output					
bit 13	FRMPOL: Fra	ame Sync Pulse	e Polarity bit				
		nc pulse is activ					
	-	nc pulse is activ					
bit 12-2	Unimplemen	ted: Read as 'o	)'				
bit 1		ime Sync Pulse	•				
	1 = Frame sv	nc pulse coincio					
	•	•	امبا بممالك مما	a al c			
<b>h</b> it 0	0 = Frame sy	nc pulse preced		ock			
bit 0	0 = Frame sy	nc pulse preced O Buffer Enab		ock			

## REGISTER 17-3: SPIxCON2: SPIx CONTROL REGISTER 2

NOTES:

# 18.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C)

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

The Inter-Integrated Circuit ( $l^2C$ ) module provides complete hardware support for both Slave and Multi-Master modes of the  $l^2C$  serial communication standard, with a 16-bit interface.

The dsPIC33F devices have up to two  $I^2C$  interface modules, denoted as I2C1 and I2C2. Each  $I^2C$  module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each  $I^2C$  module 'x' (x = 1 or 2) offers the following key features:

- I<sup>2</sup>C interface supporting both master and slave operation.
- I<sup>2</sup>C Slave mode supports 7 and 10-bit address.
- I<sup>2</sup>C Master mode supports 7 and 10-bit address.
- I<sup>2</sup>C port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I<sup>2</sup>C supports multi-master operation; detects bus collision and will arbitrate accordingly.

# 18.1 Operating Modes

The hardware fully implements all the master and slave functions of the  $I^2C$  Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The  $I^2C$  module can operate either as a slave or a master on an  $I^2C$  bus.

The following types of I<sup>2</sup>C operation are supported:

- I<sup>2</sup>C slave operation with 7-bit address
- I<sup>2</sup>C slave operation with 10-bit address
- I<sup>2</sup>C master operation with 7 or 10-bit address

For details about the communication sequence in each of these modes, please refer to the "*dsPIC30F Family Reference Manual*".

# 18.2 I<sup>2</sup>C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

I2CxRSR is the shift register used for shifting data, whereas I2CxRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CxRCV is the receive buffer. I2CxTRN is the transmit register to which bytes are written during a transmit operation.

The I2CxADD register holds the slave address. A status bit, ADD10, indicates 10-bit Address mode. The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated.

# 18.3 I<sup>2</sup>C Interrupts

The I<sup>2</sup>C module generates two interrupt flags, MI2CxIF (I<sup>2</sup>C Master Events Interrupt Flag) and SI2CxIF (I<sup>2</sup>C Slave Events Interrupt Flag). A separate interrupt is generated for all I<sup>2</sup>C error conditions.

## 18.4 Baud Rate Generator


In I<sup>2</sup>C Master mode, the reload value for the BRG is located in the I2CxBRG register. When the BRG is loaded with this value, the BRG counts down to '0' and stops until another reload has taken place. If clock arbitration is taking place, for instance, the BRG is reloaded when the SCLx pin is sampled high.

As per the I<sup>2</sup>C standard, FSCL may be 100 kHz or 400 kHz. However, the user can specify any baud rate up to 1 MHz. I2CxBRG values of '0' or '1' are illegal.

## EQUATION 18-1: SERIAL CLOCK RATE

$$I2CxBRG = \left(\frac{FCY}{FSCL} - \frac{FCY}{1,111,111}\right) - 1$$





# 18.5 I<sup>2</sup>C Module Addresses

The I2CxADD register contains the Slave mode addresses. The register is a 10-bit register.

If the A10M bit (I2CxCON<10>) is '0', the address is interpreted by the module as a 7-bit address. When an address is received, it is compared to the 7 Least Significant bits of the I2CxADD register.

If the A10M bit is '1', the address is assumed to be a 10-bit address. When an address is received, it will be compared with the binary value, '11110 A9 A8' (where A9 and A8 are two Most Significant bits of I2CxADD). If that value matches, the next address will be compared with the Least Significant 8 bits of I2CxADD, as specified in the 10-bit addressing protocol.

#### TABLE 18-1: 7-BIT I<sup>2</sup>C<sup>™</sup> SLAVE ADDRESSES SUPPORTED BY dsPIC33F

0x00	General call address or Start byte
0x01-0x03	Reserved
0x04-0x07	Hs-mode Master codes
0x08-0x77	Valid 7-bit addresses
0x78-0x7b	Valid 10-bit addresses (lower 7 bits)
0x7c-0x7f	Reserved

## 18.6 Slave Address Masking

The I2CxMSK register (Register 18-3) designates address bit positions as "don't care" for both 7-bit and 10-bit Address modes. Setting a particular bit location (= 1) in the I2CxMSK register, causes the slave module to respond, whether the corresponding address bit value is a '0' or '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses, '0000000' and '00100000'.

To enable address masking, the IPMI (Intelligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

# 18.7 IPMI Support

The control bit, IPMIEN, enables the module to support the Intelligent Peripheral Management Interface (IPMI). When this bit is set, the module accepts and acts upon all addresses.

# 18.8 General Call Address Support

The general call address can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledgement.

The general call address is one of eight addresses reserved for specific purposes by the  $I^2C$  protocol. It consists of all '0's with R\_W = 0.

The general call address is recognized when the General Call Enable (GCEN) bit is set (I2CxCON < 7 > = 1). When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the I2CxRCV to determine if the address was device-specific or a general call address.

# 18.9 Automatic Clock Stretch

In Slave modes, the module can synchronize buffer reads and write to the master device by clock stretching.

#### 18.9.1 TRANSMIT CLOCK STRETCHING

Both 10-bit and 7-bit Transmit modes implement clock stretching by asserting the SCLREL bit after the falling edge of the ninth clock, if the TBF bit is cleared, indicating the buffer is empty.

In Slave Transmit modes, clock stretching is always performed, irrespective of the STREN bit. The user's ISR must set the SCLREL bit before transmission is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and load the contents of the I2CxTRN before the master device can initiate another transmit sequence.

## 18.9.2 RECEIVE CLOCK STRETCHING

The STREN bit in the I2CxCON register can be used to enable clock stretching in Slave Receive mode. When the STREN bit is set, the SCLx pin will be held low at the end of each data receive sequence.

The user's ISR must set the SCLREL bit before reception is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and read the contents of the I2CxRCV before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring.

# 18.10 Software Controlled Clock Stretching (STREN = 1)

When the STREN bit is '1', the SCLREL bit may be cleared by software to allow software to control the clock stretching.

If the STREN bit is '0', a software write to the SCLREL bit will be disregarded and have no effect on the SCLREL bit.

## 18.11 Slope Control

The  $I^2C$  standard requires slope control on the SDAx and SCLx signals for Fast mode (400 kHz). The control bit, DISSLW, enables the user to disable slew rate control if desired. It is necessary to disable the slew rate control for 1 MHz mode.

## 18.12 Clock Arbitration

Clock arbitration occurs when the master deasserts the SCLx pin (SCLx allowed to float high) during any receive, transmit or Restart/Stop condition. When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of I2CxBRG and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device.

## 18.13 Multi-Master Communication, Bus Collision and Bus Arbitration

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx by letting SDAx float high while another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master will set the  $I^2C$  master events interrupt flag and reset the master portion of the  $I^2C$  port to its Idle state.

REGISTER 18-1: I	2CxCON: I2Cx CONTROL REGISTER
------------------	-------------------------------

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0 HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

Legend:		U = Unimplemented bi	t, read as '0'					
R = Readable bit -n = Value at POR		W = Writable bit	HS = Set in hardware	HC = Cleared in hardware				
		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15	I2CEN: I	2Cx Enable bit						
			nfigures the SDAx and SCLx pir pins are controlled by port func					
bit 14	Unimple	mented: Read as '0'						
bit 13	I2CSIDL	: Stop in Idle Mode bit						
		ontinue module operation wh inue module operation in Idle	en device enters an Idle mode e mode					
bit 12	SCLREL	: SCLx Release Control bit (	when operating as I <sup>2</sup> C slave)					
		Release SCLx clock Hold SCLx clock low (clock stretch)						
	at beginr <u>If STREN</u>	V (i.e., software may write '0' ning of slave transmission. He <u>N = 0:</u>	' to initiate stretch and write '1' to ardware clear at end of slave re	ception.				
	Bit is R/S transmis		te '1' to release clock). Hardwar	e clear at beginning of slave				
bit 11	IPMIEN:	<b>IIEN:</b> Intelligent Peripheral Management Interface (IPMI) Enable bit						
		mode is enabled; all address mode disabled	ses Acknowledged					
bit 10	A10M: 1	0-bit Slave Address bit						
		ADD is a 10-bit slave addres ADD is a 7-bit slave address	-					
bit 9	DISSLW	: Disable Slew Rate Control	bit					
		rate control disabled rate control enabled						
bit 8	SMEN: S	SMEN: SMBus Input Levels bit						
		ole I/O pin thresholds complia ble SMBus input thresholds	ant with SMBus specification					
bit 7	1 = Enal (mod	General Call Enable bit (when ble interrupt when a general dule is enabled for reception eral call address disabled	call address is received in the la	2CxRSR				

1 = Enable software or receive clock stretching

0 = Disable software or receive clock stretching

## REGISTER 18-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I <sup>2</sup> C master, applicable during master receive)
	Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	<b>ACKEN:</b> Acknowledge Sequence Enable bit (when operating as I <sup>2</sup> C master, applicable during master receive)
	<ul> <li>1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit.</li> <li>Hardware clear at end of master Acknowledge sequence.</li> <li>0 = Acknowledge sequence not in progress</li> </ul>
bit 3	<b>RCEN:</b> Receive Enable bit (when operating as $l^2C$ master)
bit 5	1 = Enables Receive mode for $I^2C$ . Hardware clear at end of eighth bit of master receive data byte. 0 = Receive sequence not in progress
bit 2	<b>PEN:</b> Stop Condition Enable bit (when operating as I <sup>2</sup> C master)
	<ul> <li>1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.</li> <li>0 = Stop condition not in progress</li> </ul>
bit 1	<b>RSEN:</b> Repeated Start Condition Enable bit (when operating as I <sup>2</sup> C master)
	<ul> <li>I = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.</li> <li>Dependent condition pattin program</li> </ul>
L:4 0	0 = Repeated Start condition not in progress
bit 0	<b>SEN:</b> Start Condition Enable bit (when operating as I <sup>2</sup> C master)
	<ul> <li>1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.</li> <li>0 = Start condition not in progress</li> </ul>

# REGISTER 18-2: I2CxSTAT: I2Cx STATUS REGISTER

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC
ACKSTAT	TRSTAT	—	—	—	BCL	GCSTAT	ADD10
bit 15							bit 8

R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC
IWCOL	I2CPOV	D_A	Р	S	R_W	RBF	TBF
bit 7							bit 0

Legend:	U = Unimplemented b	U = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit	HS = Set in hardware	HSC = Hardware set/cleared			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15	<b>ACKSTAT:</b> Acknowledge Status bit (when operating as I <sup>2</sup> C master, applicable to master transmit operation)
	1 = NACK received from slave
	0 = ACK received from slave
	Hardware set or clear at end of slave Acknowledge.
bit 14	TRSTAT: Transmit Status bit (when operating as I <sup>2</sup> C master, applicable to master transmit operation)
	1 = Master transmit is in progress (8 bits + ACK)
	0 = Master transmit is not in progress
	Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge.
bit 13-11	Unimplemented: Read as '0'
bit 10	BCL: Master Bus Collision Detect bit
	1 = A bus collision has been detected during a master operation
	0 = No collision Hardware set at detection of bus collision.
bit 9	GCSTAT: General Call Status bit
DIL 9	1 = General call address was received
	0 = General call address was not received
	Hardware set when address matches general call address. Hardware clear at Stop detection.
bit 8	ADD10: 10-bit Address Status bit
	1 = 10-bit address was matched
	0 = 10-bit address was not matched
	Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection.
bit 7	IWCOL: Write Collision Detect bit
	1 = An attempt to write the I2CxTRN register failed because the I <sup>2</sup> C module is busy
	0 = No collision Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).
hit C	
bit 6	<b>I2CPOV:</b> Receive Overflow Flag bit 1 = A byte was received while the I2CxRCV register is still holding the previous byte
	1 = A byte was received while the 12CXRCV register is still holding the previous byte 0 = No  overflow
	Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).
bit 5	<b>D_A:</b> Data/Address bit (when operating as I <sup>2</sup> C slave)
	1 = Indicates that the last byte received was data
	0 = Indicates that the last byte received was device address
	Hardware clear at device address match. Hardware set by write to I2CxTRN or by reception of slave byte.

# REGISTER 18-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	<ul> <li>1 = Indicates that a Stop bit has been detected last</li> <li>0 = Stop bit was not detected last</li> <li>Hardware set or clear when Start, Repeated Start or Stop detected.</li> </ul>
bit 3	S: Start bit
	<ul> <li>1 = Indicates that a Start (or Repeated Start) bit has been detected last</li> <li>0 = Start bit was not detected last</li> <li>Hardware set or clear when Start, Repeated Start or Stop detected.</li> </ul>
bit 2	<b>R_W:</b> Read/Write Information bit (when operating as $I^2C$ slave)
	1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of $I^2C$ device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	<ul> <li>1 = Receive complete, I2CxRCV is full</li> <li>0 = Receive not complete, I2CxRCV is empty</li> <li>Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.</li> </ul>
bit 0	TBF: Transmit Buffer Full Status bit
	<ul> <li>1 = Transmit in progress, I2CxTRN is full</li> <li>0 = Transmit complete, I2CxTRN is empty</li> <li>Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.</li> </ul>

# REGISTER 18-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	_		_		—	AMSK9	AMSK8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| AMSK7 | AMSK6 | AMSK5 | AMSK4 | AMSK3 | AMSK2 | AMSK1 | AMSK0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:						
R = Readable bit	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position 0 = Disable masking for bit x; bit match required in this position

Note 1: This register is not present in devices marked "PS".

NOTES:

# 19.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note:	This data sheet summarizes the feature						
	of this group of dsPIC33F devices. It is not						
	intended to be a comprehensive reference						
	source. To complement the information in						
	this data sheet, refer to the "dsPIC30F						
	Family Reference Manual" (DS70046).						

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33F device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA<sup>®</sup> encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8 or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS pins

- Fully Integrated Baud Rate Generator with 16-bit Prescaler
- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-deep First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure . The UART module consists of the key important hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver



## FIGURE 19-1: UART SIMPLIFIED BLOCK DIAGRAM

**Note 1:** Both UART1 and UART2 can trigger a DMA data transfer. If U1TX, U1RX, U2TX or U2RX is selected as a DMA IRQ source, a DMA transfer occurs when the U1TXIF, U1RXIF, U2TXIF or U2RXIF bit gets set as a result of a UART1 or UART2 transmission or reception.

2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

## 19.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated 16-bit Baud Rate Generator. The BRGx register controls the period of a free-running 16-bit timer. Equation 19-1 shows the formula for computation of the baud rate with BRGH = 0.

#### EQUATION 19-1: UART BAUD RATE WITH BRGH = 0

Baud Rate = 
$$\frac{F_{CY}}{16 \cdot (BRGx + 1)}$$
  
BRGx =  $\frac{F_{CY}}{16 \cdot Baud Rate} - 1$   
Note: Fcy denotes the instruction cycle clock frequency (FOSC/2).

Example 19-1 shows the calculation of the baud rate error for the following conditions:

- FCY = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is FCY/16 (for BRGx = 0), and the minimum baud rate possible is FCY/(16 \* 65536).

Equation 19-2 shows the formula for computation of the baud rate with BRGH = 1.

#### EQUATION 19-2: UART BAUD RATE WITH BRGH = 1

Baud Rate = 
$$\frac{FCY}{4 \cdot (BRGx + 1)}$$
  
BRGx =  $\frac{FCY}{4 \cdot Baud Rate} - 1$ 

**Note:** FCY denotes the instruction cycle clock frequency (Fosc/2).

The maximum baud rate (BRGH = 1) possible is FCY/4 (for BRGx = 0), and the minimum baud rate possible is FCY/(4 \* 65536).

Writing a new value to the BRGx register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

#### EXAMPLE 19-1: BAUD RATE ERROR CALCULATION (BRGH = 0)

Desired Baud Rate	=	FCY/(16 (BRGx + 1))
Solving for BRGx Valu	e:	
BRGx BRGx BRGx	=	
Calculated Baud Rate	=	4000000/(16 (25 + 1)) 9615
Error	= = =	(Calculated Baud Rate – Desired Baud Rate) Desired Baud Rate (9615 – 9600)/9600 0.16%

# **19.2** Transmitting in 8-bit Data Mode

- 1. Set up the UART:
  - a) Write appropriate values for data, parity and Stop bits.
  - b) Write appropriate baud rate value to the BRGx register.
  - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0, and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bits, UTXISEL<1:0>.

# **19.3** Transmitting in 9-bit Data Mode

- 1. Set up the UART (as described in **Section 19.2** "**Transmitting in 8-bit Data Mode**").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. Serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bits, UTXISEL<1:0>.

#### 19.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK sets up the Break character.
- 3. Load the UxTXREG register with a dummy character to initiate transmission (value is ignored).
- 4. Write 0x55 to UxTXREG loads Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

## 19.5 Receiving in 8-bit or 9-bit Data Mode

- 1. Set up the UART (as described in **Section 19.2** "**Transmitting in 8-bit Data Mode**").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bits, URXISEL<1:0>.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

# 19.6 Flow Control Using UxCTS and UxRTS Pins

UARTx Clear to Send (UxCTS) and Request to Send (UxRTS) are the two hardware controlled active-low pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control modes. They are implemented to control the transmission and the reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configures these pins.

# 19.7 Infrared Support

The UART module provides two types of infrared UART support:

- IrDA clock output to support external IrDA encoder and decoder device (legacy module support)
- Full implementation of the IrDA encoder and decoder.

#### 19.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the BCLK pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLK pin will output the 16x baud clock if the UART module is enabled; it can be used to support the IrDA codec chip.

# 19.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 <sup>(2)</sup>	R/W-0 <sup>(2)</sup>			
UARTEN		USIDL	IREN <sup>(1)</sup>	RTSMD		UEN	<1:0>			
bit 15			1	•			bit 8			
R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WAKE	LPBACK	ABAUD	URXINV	BRGH		L<1:0>	STSEL			
bit 7	LI BACK	ABAOD	UIXIIIV	ыкоп	TDSE	2<1.02	bit			
Legend:		HC = Hardwa	re cleared							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
							-			
bit 15	UARTEN: UA	ARTx Enable bi	t							
	1 = UARTx is	s enabled; all L	JARTx pins are	e controlled by	UARTx as defi	ined by UEN<1	:0>			
	0 = UARTx is minimal	s disabled; all L	JARTx pins ar	e controlled by	y port latches; L	JARTx power c	onsumption			
bit 14		ted: Read as '	0'							
bit 13	•	in Idle Mode bi								
	1 = Discontinue module operation when device enters Idle mode.									
	0 = Continue	e module opera	tion in Idle mo	de						
bit 12	IREN: IrDA Encoder and Decoder Enable bit <sup>(1)</sup>									
	1 = IrDA encoder and decoder enabled									
L16 4 4	0 = IrDA encoder and decoder disabled									
bit 11	<b>RTSMD:</b> Mode Selection for UxRTS Pin bit 1 = UxRTS pin in Simplex mode									
		oin in Flow Con								
bit 10	•	ited: Read as '								
bit 9-8	•	JARTx Enable I								
	11 = UxTX, UxRX and BCLK pins are enabled and used; UxCTS pin controlled by port latches									
	10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used									
	01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin controlled by port latches									
	00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/BCLK pins controlled by port latches									
bit 7	•		t Detect During	n Sleen Mode	Enable bit					
	<b>WAKE:</b> Wake-up on Start bit Detect During Sleep Mode Enable bit 1 = UARTx will continue to sample the UxRX pin; interrupt generated on falling edge; bit cleared									
	in hardware on following rising edge									
	0 = No wake	-up enabled								
bit 6	LPBACK: UARTx Loopback Mode Select bit									
	<ul> <li>1 = Enable Loopback mode</li> <li>0 = Loopback mode is disabled</li> </ul>									
hit E	•									
bit 5	ABAUD: Auto-Baud Enable bit 1 = Enable baud rate measurement on the next character – requires reception of a Sync field (55h)									
	cleared in hardware upon completion									
		e measuremen		ompleted						
bit 4		ceive Polarity Ir	nversion bit							
bit 4		e state is '0'	version bit							

#### REGISTER 19-1: UxMODE: UARTx MODE REGISTER

2: Bit availability depends on pin availability.

# REGISTER 19-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

bit 3	BRGH: High Baud Rate Enable bit						
	<ul> <li>1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)</li> <li>0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)</li> </ul>						
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits						
	<ul> <li>11 = 9-bit data, no parity</li> <li>10 = 8-bit data, odd parity</li> <li>01 = 8-bit data, even parity</li> <li>00 = 8-bit data, no parity</li> </ul>						
bit 0	STSEL: Stop Bit Selection bit						
	<ul><li>1 = Two Stop bits</li><li>0 = One Stop bit</li></ul>						
Note 1:	This feature is only available for the 16x BRG mode (BRGH = $0$ ).						

2: Bit availability depends on pin availability.

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1				
UTXISEL1	UTXINV <sup>(1)</sup>	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT				
bit 15	•						bit				
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0				
URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA				
bit 7							bit				
Legend:		HC = Hardwa	re cleared								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
							-				
bit 15,13	UTXISEL<1:0	)>: Transmissio	on Interrupt N	lode Selection I	oits						
		ed; do not use									
	-			erred to the Tra	nsmit Shift Reo	gister, and as a	result, the				
		t buffer become t when the last		shifted out of th	e Transmit Shi	ft Register: all t	ransmit				
	01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed										
	00 = Interrup	ot when a chara	cter is transf		nsmit Shift Reg	gister (this impli	es there is				
		one character	-								
bit 14	UTXINV: IrDA Encoder Transmit Polarity Inversion bit <sup>(1)</sup>										
	<ul> <li>1 = IrDA encoded, UxTX Idle state is '1'</li> <li>0 = IrDA encoded, UxTX Idle state is '0'</li> </ul>										
bit 12											
bit 11	Unimplemented: Read as '0' UTXBRK: Transmit Break bit										
				on – Start bit, fol	lowed by twelv	e '0' bits, follow	ed by Stop bi				
	cleared b	y hardware up	on completio	n	· · · · <b>·</b> · · ·	<b>,</b>					
	0 = Sync Bre	ak transmissio	n disabled or	completed							
bit 10	UTXEN: Transmit Enable bit										
	1 = Transmit enabled, UxTX pin controlled by UARTx										
	<ul> <li>Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by port.</li> </ul>										
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only)										
	1 = Transmit buffer is full										
	0 = Transmit buffer is not full, at least one more character can be written										
bit 8	TRMT: Transr	mit Shift Regist	er Empty bit	(read-only)							
	1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)										
		0		a transmission	is in progress of	or queued					
bit 7-6	<b>URXISEL&lt;1:0&gt;:</b> Receive Interrupt Mode Selection bits 11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters)										
	10 = Interrup 0x = Interrup	t is set on UxR t is set when a	SR transfer m ny character	naking the recei	ve buffer 3/4 fu	.e., has 4 data ( III (i.e., has 3 da om the UxRSR	ta character				
bit 5	ADDEN: Add	ress Character	Detect bit (bi	it 8 of received	data = 1)						
		Detect mode e Detect mode d		it mode is not s	elected, this do	oes not take effe	ect.				
Note 1. Val	ue of hit only af	fects the transr	nit properties	of the module	when the IrDA	encoder is enal	aled				

**Note 1:** Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN = 1).

# REGISTER 19-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle
	0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	<ul> <li>1 = Parity error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Parity error has not been detected</li> </ul>
bit 2	FERR: Framing Error Status bit (read-only)
	<ul> <li>1 = Framing error has been detected for the current character (character at the top of the receive FIFO)</li> </ul>
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	$0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 \rightarrow 0 transition) will reset the receiver buffer and the UxRSR to the empty state.$
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	<ul> <li>1 = Receive buffer has data, at least one more character can be read</li> <li>0 = Receive buffer is empty</li> </ul>
Note 1:	Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled

(IREN = 1).

NOTES:

# 20.0 ENHANCED CAN MODULE

- Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).
  - Note: This module is not present in devices marked "PS". Please refer to Section 21.0 "CAN Module" for CAN functionality in devices marked "PS".

#### 20.1 Overview

The Enhanced Controller Area Network (ECAN<sup>™</sup>) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33F devices contain up to two ECAN modules.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Support for remote frames
- Up to 8 transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer may contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- 3 full acceptance filter masks
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for both CAN1 and CAN2) for time-stamping and network synchronization
- Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

# 20.2 Frame Types

The CAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

• Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit standard identifier (SID) but not an 18-bit extended identifier (EID).

• Extended Data Frame:

An extended data frame is similar to a standard data frame but includes an extended identifier as well.

• Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.

Overload Frame:


An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of 2 sequential overload frames to delay the start of the next message.

• Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

# dsPIC33F

#### FIGURE 20-1: ECAN™ MODULE BLOCK DIAGRAM



# 20.3 Modes of Operation

The CAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization Mode
- Disable Mode
- Normal Operation Mode
- Listen Only Mode
- Listen All Messages Mode
- Loopback Mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module will not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

#### 20.3.1 INITIALIZATION MODE

In the Initialization mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes. The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The CAN module will not be allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers.

- All Module Control Registers
- Baud Rate and Interrupt Configuration Registers
- Bus Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers

# 20.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module will enter the Module Disable mode. If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins will revert to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the CAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the CAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

#### 20.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins will assume the CAN bus functions. The module will transmit and receive CAN bus messages via the CiTX and CiRX pins.

#### 20.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

#### 20.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

# 20.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module will connect the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

# 20.4 Message Reception

#### 20.4.1 RECEIVE BUFFERS

The CAN bus module has up to 16 receive buffers, located in DMA RAM. Of the 16 buffers, the first 8 need to be configured as receive buffers by clearing the corresponding TX/RX buffer selection (TXENn) bit in a CiTRmnCON register. The overall size of the CAN buffer area in DMA RAM is selectable by the user and is defined by the DMABS<2:0> bits (CiFCTRL<15:13>).

An additional buffer is always committed to monitoring the bus for incoming messages. This buffer is called the Message Assembly Buffer (MAB).

All messages are assembled by the MAB and are transferred to the buffers only if the acceptance filter criterion are met. When a message is received, the RBIF flag (CiINTF<1>) will be set. The user would then need to inspect the CiVEC and/or CiRXFUL1 register to determine which filter and buffer caused the interrupt to get generated. The RBIF bit can only be set by the module when a message is received. The bit is cleared by the user when it has completed processing the message in the buffer. If the RBIE bit is set, an interrupt will be generated when a message is received.

#### 20.4.2 FIFO BUFFER MODE

The ECAN module provides FIFO buffer functionality if the buffer pointer for a filter has a value of '1111'. In this mode, the results of a hit on that buffer will write to the next available buffer location within the FIFO.

The CiFCTRL register defines the size of the FIFO. The FSA<4:0> bits in this register define the start of the FIFO buffers. The end of the FIFO is defined by the DMABS<2:0> bits if DMA is enabled. Thus, FIFO sizes up to 32 buffers are supported.

#### 20.4.3 MESSAGE ACCEPTANCE FILTERS

The message acceptance filters and masks are used to determine if a message in the message assembly buffer should be loaded into either of the receive buffers. Once a valid message has been received into the Message Assembly Buffer (MAB), the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer. Each filter is associated with a buffer pointer (FnBP<3:0>), which is used to link the filter to one of 16 receive buffers.

The acceptance filter looks at incoming messages for the IDE bit (CiTRBnSID<0>) to determine how to compare the identifiers. If the IDE bit is clear, the message is a standard frame and only filters with the EXIDE bit (CiRXFnSID<3>) clear are compared. If the IDE bit is set, the message is an extended frame, and only filters with the EXIDE bit set are compared.

#### 20.4.4 MESSAGE ACCEPTANCE FILTER MASKS

The mask bits essentially determine which bits to apply the filter to. If any mask bit is set to a zero, then that bit will automatically be accepted regardless of the filter bit. There are three programmable acceptance filter masks associated with the receive buffers. Any of these three masks can be linked to each filter by selecting the desired mask in the FnMSK<1:0> bits in the appropriate CiFMSKSELn register.

#### 20.4.5 RECEIVE ERRORS

The CAN module will detect the following receive errors:

- Cyclic Redundancy Check (CRC) Error
- Bit Stuffing Error
- Invalid Message Receive Error

These receive errors do not generate an interrupt. However, the receive error counter is incremented by one in case one of these errors occur. The RXWAR bit (CiINTF<9>) indicates that the receive error counter has reached the CPU warning limit of 96 and an interrupt is generated.

#### 20.4.6 RECEIVE INTERRUPTS

Receive interrupts can be divided into 3 major groups, each including various conditions that generate interrupts:

• Receive Interrupt:

A message has been successfully received and loaded into one of the receive buffers. This interrupt is activated immediately after receiving the End-of-Frame (EOF) field. Reading the RXnIF flag will indicate which receive buffer caused the interrupt.

• Wake-up Interrupt:

The CAN module has woken up from Disable mode or the device has woken up from Sleep mode.

• Receive Error Interrupts:

A receive error interrupt will be indicated by the ERRIF bit. This bit shows that an error condition occurred. The source of the error can be determined by checking the bits in the CAN Interrupt Flag register, CiINTF.

- Invalid Message Received:

If any type of error occurred during reception of the last message, an error will be indicated by the IVRIF bit.

- Receiver Overrun:

The RBOVIF bit (CiINTF<2>) indicates that an overrun condition occurred.

- Receiver Warning: The RXWAR bit indicates that the receive error counter (RERRCNT<7:0>) has reached the warning limit of 96.
- Receiver Error Passive:

The RXEP bit indicates that the receive error counter has exceeded the error passive limit of 127 and the module has gone into error passive state.

# 20.5 Message Transmission

#### 20.5.1 TRANSMIT BUFFERS

The CAN module has up to eight transmit buffers, located in DMA RAM. These 8 buffers need to be configured as transmit buffers by setting the corresponding TX/RX buffer selection (TXENn or TXENm) bit in a CiTRmnCON register. The overall size of the CAN buffer area in DMA RAM is selectable by the user and is defined by the DMABS<2:0> bits (CiFCTRL<15:13>).

Each transmit buffer occupies 16 bytes of data. Eight of the bytes are the maximum 8 bytes of the transmitted message. Five bytes hold the standard and extended identifiers and other message arbitration information. The last byte is unused.

#### 20.5.2 TRANSMIT MESSAGE PRIORITY

Transmit priority is a prioritization within each node of the pending transmittable messages. There are four levels of transmit priority. If the TXnPRI<1:0> bits (in CiTRmnCON) for a particular message buffer are set to '11', that buffer has the highest priority. If the TXnPRI<1:0> bits for a particular message buffer are set to '10' or '01', that buffer has an intermediate priority. If the TXnPRI<1:0> bits for a particular message buffer are '00', that buffer has the lowest priority. If two or more pending messages have the same priority, the messages are transmitted in decreasing order of buffer index.

#### 20.5.3 TRANSMISSION SEQUENCE

To initiate transmission of the message, the TXREQn bit (in CiTRmnCON) must be set. The CAN bus module resolves any timing conflicts between the setting of the TXREQn bit and the Start-of-Frame (SOF), ensuring that if the priority was changed, it is resolved correctly before the SOF occurs. When TXREQn is set, the TXABTn, TXLARBn and TXERRn flag bits are automatically cleared.

Setting the TXREQn bit simply flags a message buffer as enqueued for transmission. When the module detects an available bus, it begins transmitting the message which has been determined to have the highest priority.

If the transmission completes successfully on the first attempt, the TXREQn bit is cleared automatically and an interrupt is generated if TXnIE was set.

If the message transmission fails, one of the error condition flags will be set and the TXREQn bit will remain set, indicating that the message is still pending for transmission. If the message encountered an error condition during the transmission attempt, the TXERRn bit will be set and the error condition may cause an interrupt. If the message loses arbitration during the transmission attempt, the TXLARBn bit is set. No interrupt is generated to signal the loss of arbitration.

#### 20.5.4 AUTOMATIC PROCESSING OF REMOTE TRANSMISSION REQUESTS

If the RTRENn bit (in the CiTRmnCON register) for a particular transmit buffer is set, the hardware automatically transmits the data in that buffer in response to remote transmission requests matching the filter that points to that particular buffer. The user does not need to manually initiate a transmission in this case.

#### 20.5.5 ABORTING MESSAGE TRANSMISSION

The system can also abort a message by clearing the TXREQ bit associated with each message buffer. Setting the ABAT bit (CiCTRL1<12>) will request an abort of all pending messages. If the message has not yet started transmission, or if the message started but is interrupted by loss of arbitration or an error, the abort will be processed. The abort is indicated when the module sets the TXABT bit and the TXnIF flag is not automatically set.

#### 20.5.6 TRANSMISSION ERRORS

The CAN module will detect the following transmission errors:

- Acknowledge Error
- Form Error
- Bit Error

These transmission errors will not necessarily generate an interrupt but are indicated by the transmission error counter. However, each of these errors will cause the transmission error counter to be incremented by one. Once the value of the error counter exceeds the value of 96, the ERRIF (CIINTF<5>) and the TXWAR bit (CIINTF<10>) are set. Once the value of the error counter exceeds the value of 96, an interrupt is generated and the TXWAR bit in the Interrupt Flag register is set.

#### 20.5.7 TRANSMIT INTERRUPTS

Transmit interrupts can be divided into 2 major groups, each including various conditions that generate interrupts:

• Transmit Interrupt:

At least one of the three transmit buffers is empty (not scheduled) and can be loaded to schedule a message for transmission. Reading the TXnIF flags will indicate which transmit buffer is available and caused the interrupt.

• Transmit Error Interrupts:

A transmission error interrupt will be indicated by the ERRIF flag. This flag shows that an error condition occurred. The source of the error can be determined by checking the error flags in the CAN Interrupt Flag register, CiINTF. The flags in this register are related to receive and transmit errors.

- Transmitter Warning Interrupt:

The TXWAR bit indicates that the transmit error counter has reached the CPU warning limit of 96.

- Transmitter Error Passive:

The TXEP bit (CiINTF<12>) indicates that the transmit error counter has exceeded the error passive limit of 127 and the module has gone to error passive state.

- Bus Off:

The TXBO bit (CiINTF<13>) indicates that the transmit error counter has exceeded 255 and the module has gone to the bus off state.

Note: Both ECAN1 and ECAN2 can trigger a DMA data transfer. If C1TX, C1RX, C2TX or C2RX is selected as a DMA IRQ source, a DMA transfer occurs when the C1TXIF, C1RXIF, C2TXIF or C2RXIF bit gets set as a result of an ECAN1 or ECAN2 transmission or reception.

# 20.6 Baud Rate Setting

All nodes on any particular CAN bus must have the same nominal bit rate. In order to set the baud rate, the following parameters have to be initialized:

- Synchronization Jump Width
- Baud Rate Prescaler
- Phase Segments
- Length Determination of Phase Segment 2
- · Sample Point
- · Propagation Segment bits


#### 20.6.1 BIT TIMING

All controllers on the CAN bus must have the same baud rate and bit length. However, different controllers are not required to have the same master oscillator clock. At different clock frequencies of the individual controllers, the baud rate has to be adjusted by adjusting the number of time quanta in each segment.

The nominal bit time can be thought of as being divided into separate non-overlapping time segments. These segments are shown in Figure 20-2.

- Synchronization Segment (Sync Seg)
- Propagation Time Segment (Prop Seg)
- Phase Segment 1 (Phase1 Seg)
- Phase Segment 2 (Phase2 Seg)

The time segments and also the nominal bit time are made up of integer units of time called time quanta or Tq. By definition, the nominal bit time has a minimum of 8 Tq and a maximum of 25 Tq. Also, by definition, the minimum nominal bit time is 1  $\mu$ sec corresponding to a maximum bit rate of 1 MHz.



#### FIGURE 20-2: ECAN™ MODULE BIT TIMING

#### 20.6.2 PRESCALER SETTING

There is a programmable prescaler with integral values ranging from 1 to 64, in addition to a fixed divide-by-2 for clock generation. The time quantum (TQ) is a fixed unit of time derived from the oscillator period and is given by Equation 20-1.

Note:	FCAN	must	not	exceed	40	MHz.	lf			
	CANCKS = 0, then FCY must not exceed									
	20 MH	lz.								

#### EQUATION 20-1: TIME QUANTUM FOR CLOCK GENERATION

TQ = 2 (BRP < 5:0 > + 1)/FCAN

#### 20.6.3 PROPAGATION SEGMENT

This part of the bit time is used to compensate physical delay times within the network. These delay times consist of the signal propagation time on the bus line and the internal delay time of the nodes. The Prop Seg can be programmed from 1 TQ to 8 TQ by setting the PRSEG<2:0> bits (CiCFG2<2:0>).

#### 20.6.4 PHASE SEGMENTS

The phase segments are used to optimally locate the sampling of the received bit within the transmitted bit time. The sampling point is between Phase1 Seg and Phase2 Seg. These segments are lengthened or shortened by resynchronization. The end of the Phase1 Seg determines the sampling point within a bit period. The segment is programmable from 1 TQ to 8 TQ. Phase2 Seg provides delay to the next transmitted data transition. The segment is programmable from 1 TQ to 8 TQ, or it may be defined to be equal to the greater of Phase1 Seg or the information processing time (2 TQ). The Phase1 Seg is initialized by setting bits SEG1PH<2:0> (CiCFG2<5:3>) and Phase2 Seg is initialized by setting SEG2PH<2:0> (CiCFG2<10:8>).

The following requirement must be fulfilled while setting the lengths of the phase segments:

 $Prop Seg + Phase1 Seg \ge Phase2 Seg$ 

#### 20.6.5 SAMPLE POINT

The sample point is the point of time at which the bus level is read and interpreted as the value of that respective bit. The location is at the end of Phase1 Seg. If the bit timing is slow and contains many TQ, it is possible to specify multiple sampling of the bus line at the sample point. The level determined by the CAN bus then corresponds to the result from the majority decision of three values. The majority samples are taken at the sample point and twice before with a distance of TQ/2. The CAN module allows the user to choose between sampling three times at the same point or once at the same point, by setting or clearing the SAM bit (CiCFG2<6>). Typically, the sampling of the bit should take place at about 60-70% through the bit time, depending on the system parameters.

#### 20.6.6 SYNCHRONIZATION

To compensate for phase shifts between the oscillator frequencies of the different bus stations, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Synchronous Segment). The circuit will then adjust the values of Phase1 Seg and Phase2 Seg. There are two mechanisms used to synchronize.

#### 20.6.6.1 Hard Synchronization

Hard synchronization is only done whenever there is a 'recessive' to 'dominant' edge during bus Idle, indicating the start of a message. After hard synchronization, the bit time counters are restarted with the Sync Seg. Hard synchronization forces the edge which has caused the hard synchronization to lie within the synchronization segment of the restarted bit time. If a hard synchronization is done, there will not be a resynchronization within that bit time.

#### 20.6.6.2 Resynchronization

As a result of resynchronization, Phase1 Seg may be lengthened or Phase2 Seg may be shortened. The amount of lengthening or shortening of the phase buffer segment has an upper boundary known as the synchronization jump width, and is specified by the SJW<1:0> bits (CiCFG1<7:6>). The value of the synchronization jump width will be added to Phase1 Seg or subtracted from Phase2 Seg. The resynchronization jump width is programmable between 1 Tq and 4 Tq.

The following requirement must be fulfilled while setting the SJW<1:0> bits:

Phase2 Seg > Synchronization Jump Width

Note: In the register descriptions that follow, 'i' in the register identifier denotes the specific ECAN module (ECAN1 or ECAN2). 'n' in the register identifier denotes the buffer, filter or mask number.

'm' in the register identifier denotes the word number within a particular CAN data field.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0				
_	_	CSIDL	ABAT	CANCKS		REQOP<2:0>					
bit 15			1				b				
<b>D</b> 4	<b>D</b> 0			DAM 0			DAMO				
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0				
bit 7	OPMODE<2:0	>	_	CANCAP		—	WIN b				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	ad as '0'					
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkno	own				
bit 15-14	-	nted: Read as '									
bit 13	-	o in Idle Mode b		device enters Idu	a mode						
	<ul> <li>1 = Discontinue module operation when device enters Idle mode</li> <li>0 = Continue module operation in Idle mode</li> </ul>										
bit 12		All Pending Tra									
		-			vill clear this t	oit when all transr	nissions				
bit 11	CANCKS: CAN Master Clock Select bit										
	1 = CAN FCAN clock is FCY										
	0 = CAN FCAN clock is FOSC										
bit 10-8	REQOP<2:0>: Request Operation Mode bits										
	000 = Set Normal Operation mode 001 = Set Disable mode										
	0.01 = Set Disable mode 0.10 = Set Loopback mode										
	011 = Set Listen Only Mode										
	100 = Set Configuration mode 101 = Reserved – do not use										
	101 = Reserved - do not use 110 = Reserved - do not use										
	111 = Set Listen All Messages mode										
bit 7-5	OPMODE<2	:0>: Operation	Mode bits								
	000 = Module is in Normal Operation mode										
	001 = Module is in Disable mode										
	010 = Module is in Loopback mode 011 = Module is in Listen Only mode										
	100 = Module is in Configuration mode										
	101 = Reserved										
	110 = Reser 111 = Modul	vea e is in Listen A	ll Messages r	node							
bit 4		nted: Read as '									
bit 3	-			r Capture Event	Enable bit						
		nput capture ba		message receive							
bit 2-1		nted: Read as	0'								
bit 0	-	1ap Window Se									
	1 = Use filter	-									

0 = Use buffer window

# dsPIC33F

#### REGISTER 20-2: CICTRL2: ECAN CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
—	—	—			DNCNT<4:0>		
bit 7							bit 0
Legend:							

R = Reada	Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-5 Unimplemented: Read as '0'

bit 4-0 **DNCNT<4:0>**: DeviceNet<sup>™</sup> Filter Bit Number bits

10010-11111 = Invalid selection

10001 = Compare up to data byte 3, bit 6 with EID<17>

····

00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

# REGISTER 20-3: CIVEC: ECAN INTERRUPT CODE REGISTER

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0			
	—	—			FILHIT<4:0	)>				
bit 15							bit 8			
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0			
_				ICODE<6:0>						
bit 7							bit C			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, re	ad as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
bit 15-13	Unimplemer	nted: Read as '	0'							
bit 12-8	FILHIT<4:0>	: Filter Hit Num	ber bits							
	11111 = Filte									
	11110 = Filter 30									
	00001 = Filte	er 1								
	00000 = Filte									
bit 7	Unimplemer	nted: Read as '	0'							
bit 6-0	ICODE<6:0>: Interrupt Flag Code bits									
		11111 = Reser								
		FIFO almost full Receiver overflo	•							
		Vake-up interru								
		Error interrupt								
	1000000 = N	No interrupt								
	0100000-01	11111 = Reser	rved							
		RB31 buffer inte								
	0011110 = RB30 buffer Interrupt									
	 0001001 = RB9 buffer interrupt									
		RB8 buffer inter								
	0000111 <b>= T</b>	RB7 buffer inte	errupt							
		RB6 buffer inte								
		RB5 buffer inte								
		RB3 buffer inte								
	0000010 = T	RB2 buffer inte	errupt							
		RB1 buffer inte								
	0000000 = 1	RB0 Buffer inte	errupt							

REGISTER 20-4. CILCTRE. ECANTILO CONTROL REGISTER	REGISTER 20-4:	CIFCTRL: ECAN FIFO CONTROL REGISTER
---	----------------	-------------------------------------

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
	DMABS<2:0>		_	—			—		
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		—			FSA<4:0>				
bit 7							bit (		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
	<pre>110 = 32 buffers in DMA RAM 101 = 24 buffers in DMA RAM 100 = 16 buffers in DMA RAM 011 = 12 buffers in DMA RAM 010 = 8 buffers in DMA RAM 001 = 6 buffers in DMA RAM 000 = 4 buffers in DMA RAM</pre>								
bit 12-5	Unimpleme	nted: Read as '	0'						
bit 4-0	FSA<4:0>: FIFO Area Starts with Buffer bits								
	11111 = RB31 buffer 11110 = RB30 buffer								
	00001 = TR 00000 = TR	B1 buffer							

## REGISTER 20-5: CIFIFO: ECAN FIFO STATUS REGISTER

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0		
_	_			FBF	P<5:0>				
bit 15							bit 8		
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0		
—	—			FNR	B<5:0>				
bit 7							bit 0		
Legend:			1.14						
R = Readabl		W = Writable		U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-14	Unimplome	ented: Read as '	o'						
bit 13-8	•	FIFO Write Buffe							
DIL 13-0									
	011111 = RB31 buffer 011110 = RB30 buffer								
	000001 = T 000000 = T								
bit 7-6			o'						
	-	ented: Read as '		tar hita					
bit 5-0		FIFO Next Rea	ad Buffer Poin	ter Dits					
	011111 = R 011110 = R								
	000001 = T								
	000000 = T	RB0 buffer							
		-							

# REGISTER 20-6: CIINTF: ECAN INTERRUPT FLAG REGISTER

U-0	R-0	R-0	R-0	R-0	R-0	R-0
_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN
						bit 8
R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF
						bit 0
R = Readable bit W = Writable bit			U = Unimpler	mented bit, read	as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown
	R/C-0 WAKIF	— TXBO R/C-0 R/C-0 WAKIF ERRIF it W = Writable I	TXBO     TXBP       R/C-0     R/C-0     U-0       WAKIF     ERRIF     —       it     W = Writable bit	TXBO     TXBP     RXBP       R/C-0     R/C-0     U-0     R/C-0       WAKIF     ERRIF     —     FIFOIF       it     W = Writable bit     U = Unimpler	TXBO     TXBP     RXBP     TXWAR       R/C-0     R/C-0     U-0     R/C-0     R/C-0       WAKIF     ERRIF     —     FIFOIF     RBOVIF       it     W = Writable bit     U = Unimplemented bit, read	TXBO     TXBP     RXBP     TXWAR     RXWAR       R/C-0     R/C-0     U-0     R/C-0     R/C-0     R/C-0       WAKIF     ERRIF     —     FIFOIF     RBOVIF     RBIF

bit 15-14	Unimplemented: Read as '0'
bit 13	TXBO: Transmitter in Error State Bus Off bit
bit 12	TXBP: Transmitter in Error State Bus Passive bit
bit 11	RXBP: Receiver in Error State Bus Passive bit
bit 10	TXWAR: Transmitter in Error State Warning bit
bit 9	RXWAR: Receiver in Error State Warning bit
bit 8	EWARN: Transmitter or Receiver in Error State Warning bit
bit 7	IVRIF: Invalid Message Received Interrupt Flag bit
bit 6	WAKIF: Bus Wake-up Activity Interrupt Flag bit
bit 5	ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register)
bit 4	Unimplemented: Read as '0'
bit 3	FIFOIF: FIFO Almost Full Interrupt Flag bit
bit 2	RBOVIF: RX Buffer Overflow Interrupt Flag bit
bit 1	RBIF: RX Buffer Interrupt Flag bit
bit 0	TBIF: TX Buffer Interrupt Flag bit

#### REGISTER 20-7: CIINTE: ECAN INTERRUPT ENABLE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_				_	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IVRIE	WAKIE	ERRIE		FIFOIE	RBOVIE	RBIE	TBIE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-8	Unimplemen	ted: Read as 'd	)'				

- bit 7IVRIE: Invalid Message Received Interrupt Enable bitbit 6WAKIE: Bus Wake-up Activity Interrupt Flag bitbit 5ERRIE: Error Interrupt Enable bitbit 4Unimplemented: Read as '0'bit 3FIFOIE: FIFO Almost Full Interrupt Enable bitbit 2RBOVIE: RX Buffer Overflow Interrupt Enable bit
- bit 1 **RBIE**: RX Buffer Interrupt Enable bit
- bit 0 TBIE: TX Buffer Interrupt Enable bit

REGISTER 20-8:	CIEC: ECAN TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			TERR	CNT<7:0>				
bit 15							bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			RERR	CNT<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bi	R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'			
n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown		nown			

bit 15-8 **TERRCNT<7:0>:** Transmit Error Count bits

bit 7-0 **RERRCNT<7:0>**: Receive Error Count bits

### REGISTER 20-9: CiCFG1: ECAN BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0		
	—			—		—	_		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SJW<1:0>				BRP	<5:0>				
bit 7							bit 0		
Legend:									
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-8	Unimplemen	ted: Read as '	0'						
bit 7-6	<b>SJW&lt;1:0&gt;:</b> S	ynchronization	Jump Width	bits					
	11 = Length is 10 = Length is 01 = Length is 00 = Length is	s 3 x Tq s 2 x Tq							
bit 5-0	BRP<5:0>: E	Baud Rate Pres	scaler bits						
		Q = 2 x 64 x 1/							
		$A = 2 \times 3 \times 1/Fc$							
		A = 2 x 2 x 1/Fo Q = 2 x 1 x 1/F							
	00 0000 = 10	Q = Z X I X I/F	CAN						

# REGISTER 20-10: CiCFG2: ECAN BAUD RATE CONFIGURATION REGISTER 2

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x			
_	WAKFIL	—	—	_		SEG2PH<2:0>				
bit 15			_				bit 8			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
SEG2PHTS	SAM		SEG1PH<2:0:	>		PRSEG<2:0>				
bit 7							bit (			
<u></u>										
Legend:										
R = Readable		W = Writable		•	nented bit, rea					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own			
			<i>.</i> .							
bit 15	Unimplemen									
bit 14			Line Filter for \	Wake-up bit						
	1 = Use CAN		for wake-up t used for wak							
bit 13-11	Unimplemen			e-up						
bit 10-8	-		fer Segment 2	hite						
DIL TU-6	111 = Length		ter Segment z	DIIS						
	000 = Length									
bit 7	•		ent 2 Time Sel	ect bit						
	1 = Freely pro									
	0 = Maximum	of SEG1PH I	oits or Informat	ion Processing	Time (IPT), w	hichever is great	er			
bit 6	SAM: Sampl	e of the CAN	bus Line bit							
		1 = Bus line is sampled three times at the sample point								
		-	e at the samp	•						
bit 5-3		SEG1PH<2:0>: Phase Buffer Segment 1 bits								
	111 = Length									
	000 = Length		<b>T</b> 0							
bit 2-0		<ul> <li>Propagation</li> </ul>	n Time Segme	nt dits						
	111 = Length	in 0 v To								

## REGISTER 20-11: CIFEN1: ECAN ACCEPTANCE FILTER ENABLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8

R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

#### REGISTER 20-12: CIBUFPNT1: ECAN FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F3BP<3:0>				F2BP<3:0>				
bit 15							bit 8		

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
|       | F1BP< | <3:0> |       |       | F0BP  | <3:0> |       |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	F3BP<3:0>: RX Buffer Written when Filter 3 Hits bits
bit 11-8	F2BP<3:0>: RX Buffer Written when Filter 2 Hits bits
bit 7-4	F1BP<3:0>: RX Buffer Written when Filter 1 Hits bits
bit 3-0	F0BP<3:0>: RX Buffer Written when Filter 0 Hits bits
	1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14
	 0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0

### REGISTER 20-13: CIBUFPNT2: ECAN FILTER 4-7 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F7BP<	<3:0>			F6BP	<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F5BP<3:0>					F4BP	<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	F7BP<3:0>: RX Buffer Written when Filter 7 Hits bits
bit 11-8	F6BP<3:0>: RX Buffer Written when Filter 6 Hits bits
bit 7-4	F5BP<3:0>: RX Buffer Written when Filter 5 Hits bits
bit 3-0	F4BP<3:0>: RX Buffer Written when Filter 4 Hits bits

#### REGISTER 20-14: CIBUFPNT3: ECAN FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F11BP<3:0>			F10BP<3:0>			
bit 15				•			bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F9BP<3:0>				F8BP<3:0>			
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	E11DD -2.0.	DV Duffor Writton	when Filter 11 Hits bits
DIL 10-12	FIIDF<3.0>.		

bit 11-8 F10BP<3:0>: RX Buffer Written when Filter 10 Hits bits

bit 7-4 **F9BP<3:0>:** RX Buffer Written when Filter 9 Hits bits

bit 3-0 F8BP<3:0>: RX Buffer Written when Filter 8 Hits bits

# REGISTER 20-15: CIBUFPNT4: ECAN FILTER 12-15 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F15BP<3:0>				F14BP<3:0>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		P<3:0>				3P<3:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	F15BP<3:0>	: RX Buffer Wr	itten when Fi	ter 15 Hits bits			
bit 11-8	F14BP<3:0>	: RX Buffer Wr	itten when Fi	Iter 14 Hits bits			
bit 7-4	F13BP<3:0>	: RX Buffer Wr	itten when Fi	ter 13 Hits bits			
bit 3-0 F12BP<3:0>: RX Buffer Written when F				ter 12 Hits bits			

#### REGISTER 20-16: CIRXFnSID: ECAN ACCEPTANCE FILTER n STANDARD IDENTIFIER (n = 0, 1, ..., 15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-5	1 = Message		Dx must be '1	' to match filter ' to match filter			
bit 4	Unimplemen	ted: Read as '	0'				
bit 3	<b>EXIDE:</b> Extended <b>If MIDE</b> = 1 th	nded Identifier <u>nen:</u>	Enable bit				
		ly messages w nen:		dentifier addres dentifier addres			
bit 2	0	ted: Read as '	0'				
bit 1-0	EID<17:16>:	Extended Ide	ntifier bits				
	1 = Message	address bit El	Dx must be '1	' to match filter			

0 = Message address bit EIDx must be '0' to match filter

#### REGISTER 20-17: CIRXFNEID: ECAN ACCEPTANCE FILTER n EXTENDED IDENTIFIER (n = 0, 1, ..., 15)

| R/W-x         |
|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| EID15         | EID14         | EID13         | EID12         | EID11         | EID10         | EID9          | EID8          |
| bit 15        |               |               |               |               |               |               | bit 8         |
|               |               |               |               |               |               |               |               |
|               |               |               |               |               |               |               |               |
| R/W-x         |
| R/W-x<br>EID7 | R/W-x<br>EID6 | R/W-x<br>EID5 | R/W-x<br>EID4 | R/W-x<br>EID3 | R/W-x<br>EID2 | R/W-x<br>EID1 | R/W-x<br>EID0 |

Legend:				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

# REGISTER 20-18: CIFMSKSEL1: ECAN FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MS	SK<1:0>	F6MSI	<<1:0>	F5MS	F5MSK<1:0>		K<1:0>
bit 15		·				·	bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MSK<1:0>		F2MSI	<<1:0>	F1MS	K<1:0>	F0MS	K<1:0>
bit 7						•	bit
Legend:							
R = Readable bit W = Writable bit		bit	it $U = Unimplemented bit, read as '0'$				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-14	F7MSK<1:0>	Sector	e for Filter 7 bi	it			
bit 13-12	F6MSK<1:0>	Hask Source	e for Filter 6 bi	it			
bit 11-10	F5MSK<1:0>	Hask Source	e for Filter 5 bi	it			
bit 9-8	F4MSK<1:0>	-: Mask Source	e for Filter 4 bi	it			
bit 7-6	F3MSK<1:0>	-: Mask Source	e for Filter 3 bi	it			
bit 5-4	F2MSK<1:0>	-: Mask Source	e for Filter 2 bi	it			
bit 3-2	F1MSK<1:0>	-: Mask Source	e for Filter 1 bi	it			
bit 1-0	F0MSK<1:0>	-: Mask Source	e for Filter 0 bi	it			
	01 = Accepta	ance Mask 2 reg ance Mask 1 reg	0	n mask			

00 = Acceptance Mask 0 registers contain mask

## REGISTER 20-19: CIRXMnSID: ECAN ACCEPTANCE FILTER MASK n STANDARD IDENTIFIER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3		
bit 15							bit 8		
DAALW	DAAA	DAV		D/M/ v		DAA	DAA		
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x		
SID2	SID1	SID0	—	MIDE		EID17	EID16		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-5	SID<10:0>:	Standard Identi	fier bits						
		oit SIDx in filter of is don't care in f	•	son					
bit 4	Unimplemer	nted: Read as '	o'						
bit 3	MIDE: Ident	ifier Receive Mo	ode bit						
	0 = Match e	nly message typ ither standard o Filter SID) = (Me	r extended a	ddress message	e if filters match	י. ו	DE bit in filter		
bit 2	Unimplemer	nted: Read as '	o'						
bit 1-0	EID<17:16>:	Extended Ider	ntifier bits						
	1 = Include I	bit EIDx in filter	comparison						

#### REGISTER 20-20: CIRXMnEID: ECAN ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER

Legend:							
bit 7							bit (
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
bit 15							bit 8
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

#### REGISTER 20-21: CIRXFUL1: ECAN RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8

| R/C-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXFUL7 | RXFUL6 | RXFUL5 | RXFUL4 | RXFUL3 | RXFUL2 | RXFUL1 | RXFUL0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

#### REGISTER 20-22: CIRXFUL2: ECAN RECEIVE BUFFER FULL REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15  | •       |         |         | •       |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	mplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

#### REGISTER 20-23: CIRXOVF1: ECAN RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8

| R/C-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXOVF7 | RXOVF6 | RXOVF5 | RXOVF4 | RXOVF3 | RXOVF2 | RXOVF1 | RXOVF0 |
| bit 7  | •      |        |        |        |        |        | bit 0  |

# Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-0 **RXOVF<15:0>:** Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

#### REGISTER 20-24: CIRXOVF2: ECAN RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15  |         | •       |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPF	RI<1:0>				
bit 15		•					bit 8				
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
TXENm	TXABTm <sup>(1)</sup>	TXLARBm <sup>(1)</sup>	TXERRm <sup>(1)</sup>	TXREQm	RTRENm	TXmPF	RI<1:0>				
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-8	See Definitio	n for Bits 7-0,	Controls Buf	fer n							
bit 7	TXENm: TX/	TXENm: TX/RX Buffer Selection bit									
	1 = Buffer TRBn is a transmit buffer 0 = Buffer TRBn is a receive buffer										
bit 6	TXABTm: Message Aborted bit <sup>(1)</sup>										
	1 = Message was aborted										
	0 = Message completed transmission successfully										
bit 5	TXLARBm: Message Lost Arbitration bit <sup>(1)</sup>										
	<ul> <li>1 = Message lost arbitration while being sent</li> <li>0 = Message did not lose arbitration while being sent</li> </ul>										
bit 4	<b>TXERRm:</b> Error Detected During Transmission bit <sup>(1)</sup>										
	1 = A bus error occurred while the message was being sent										
	0 = A bus error did not occur while the message was being sent										
bit 3	TXREQm: M	essage Send F	Request bit								
					it will automatic equest a messa		the messag				
bit 2	RTRENm: Au	ito-Remote Tra	nsmit Enable I	oit							
		emote transmit emote transmit									
bit 1-0	TXmPRI<1:0	>: Message Tr	ansmission Pr	iority bits							
		message priori ermediate mess									

			Field and D	anaire Status	alatara ara las	stad in DMA DA		
Note: Th	ne buffers, SID, I	EID, DLC, Data	Field and Re	eceive Status re	gisters are loca	ated in DiviA RA	AIVI.	
REGISTER	20-26: CiTRB	nSID: ECAN	BUFFER n	STANDARD		(n = 0, 1,, 6	(3)	
						• • • • •	-	
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	—	—	SID10	SID9	SID8	SID7	SID6	
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
SID5	SID4	SID3	SID2	SID1	SID0	SRR	IDE	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12-2	SID<10:0>: 3	Standard Identi	fier bits					
bit 1	SRR: Substit	tute Remote Re	equest bit					
	1 = Message	will request rer	note transmi	ssion				
	0 = Normal m	nessage						
bit 0	IDE: Extende	ed Identifier bit						

**IDE:** Extended Identifier bit

1 = Message will transmit extended identifier

0 = Message will transmit standard identifier

## REGISTER 20-27: CITRBnEID: ECAN BUFFER n EXTENDED IDENTIFIER (n = 0, 1, ..., 63)

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
_		—	_	EID17	EID16	EID15	EID14
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6
bit 7				•			bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at P	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

						•				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1			
bit 15							bit 8			
U-0	U-0	U-0		DAA		R/W-x				
0-0	0-0	0-0	R/W-x	R/W-x	R/W-x		R/W-x			
	—	—	RB0	DLC3	DLC2	DLC1	DLC0			
bit 7							bit C			
Legend:										
R = Readable	R = Readable bit W = Writable bit			U = Unimpler	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-10	EID<5:0>: E	xtended Identifi	er bits							
bit 9	RTR: Remote	Transmission	Request bit							
	1 = Message will request remote transmission									
	0 = Normal m	0 = Normal message								
bit 8	RB1: Reserve	RB1: Reserved Bit 1								
	User must set this bit to '0' per CAN protocol.									
bit 7-5	Unimplemen	ted: Read as 'o	)'							
bit 4	RB0: Reserv	ed Bit 0								
	User must set	t this bit to '0' p	er CAN proto	col.						
bit 3-0	DLC<3:0>: Data Length Code bits									

# REGISTER 20-28: CiTRBnDLC: ECAN BUFFER n DATA LENGTH CONTROL (n = 0, 1, ..., 63)

# REGISTER 20-29: CiTRBnDm: ECAN BUFFER n DATA FIELD BYTE m (n = 0, 1, ..., 63; m = 0, 1, ..., 8)<sup>(1)</sup>

| R/W-x   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRBnDm7 | TRBnDm6 | TRBnDm5 | TRBnDm4 | TRBnDm3 | TRBnDm2 | TRBnDm1 | TRBnDm0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 **TRnDm<7:0>:** Data Field Buffer 'n' Byte 'm' bits

Note 1: The Most Significant Byte contains byte (m + 1) of the buffer.

# REGISTER 20-30: CITRBnSTAT: ECAN RECEIVE BUFFER n STATUS (n = 0, 1, ..., 63)

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits (only written by module for receive buffers, unused for transmit buffers) Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

NOTES:

# 21.0 CAN MODULE

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

Note: This module is present only in devices marked "PS".

#### 21.1 Overview

The Controller Area Network (CAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/ protocol was designed to allow communications within noisy environments.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- · Support for remote frames
- Double-buffered receiver with two prioritized received message storage buffers (each buffer may contain up to 8 bytes of data)
- 6 full (standard/extended identifier) acceptance filters, 2 associated with the high priority receive buffer and 4 associated with the low priority receive buffer
- 2 full acceptance filter masks, one each associated with the high and low priority receive buffers
- Three transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for both CAN1 and CAN2) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

# 21.2 Frame Types

The CAN module transmits various types of frames which include data messages or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

• Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID) but not an 18-bit Extended Identifier (EID).

• Extended Data Frame:

An extended data frame is similar to a standard data frame but includes an extended identifier as well.

• Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:


An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.

Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of two sequential overload frames to delay the start of the next message.

• Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.



#### FIGURE 21-1: CAN BUFFERS AND PROTOCOL ENGINE BLOCK DIAGRAM

## 21.3 Modes of Operation

The CAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization Mode
- Disable Mode
- Normal Operation Mode
- Listen Only Mode
- Listen All Messages Mode
- Loopback Mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL<7:5>). The module will not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

#### 21.3.1 INITIALIZATION MODE

In the Initialization mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes. The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The CAN module will not be allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers.

- All Module Control Registers
- Baud Rate and Interrupt Configuration Registers
- Bus Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers

## 21.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits (CiCTRL<10:8>) = 001, the module will enter the Disable mode. If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL<7:5>) = 001, that indicates whether the module successfully went into Disable mode. The I/O pins will revert to normal I/O function when the module is in the Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the CAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the CAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

#### 21.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins will assume the CAN bus functions. The module will transmit and receive CAN bus messages via the CiTX and CiRX pins.

#### 21.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

#### 21.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = 111. In this mode, the data which is in the message assembly buffer until the time an error occurred is copied in the receive buffer and can be read via the CPU interface.

## 21.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module will connect the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

## 21.4 Message Reception

## 21.4.1 RECEIVE BUFFERS

The CAN bus module has 3 receive buffers. However, one of the receive buffers is always committed to monitoring the bus for incoming messages. This buffer is called the Message Assembly Buffer (MAB). There are two receive buffers visible, RXB0 and RXB1, that can essentially instantaneously receive a complete message from the protocol engine. All messages are assembled by the MAB and are transferred to the RXBn buffers only if the acceptance filter criterion are met. When a message is received, the RXnIF flag (CiINTF<0> or CiINTF<1>) will be set. This bit can only be set by the module when a message is received. The bit is cleared by the CPU when it has completed processing the message in the buffer. If the RXnIE bit (CiINTE<0> or CiINTE<1>) is set, an interrupt will be generated when a message is received.

RXF0 and RXF1 filters with RXM0 mask are associated with RXB0. The filters, RXF2, RXF3, RXF4 and RXF5 and the mask RXM1, are associated with RXB1.

#### 21.4.2 MESSAGE ACCEPTANCE FILTERS

The message acceptance filters and masks are used to determine if a message in the message assembly buffer should be loaded into either of the receive buffers. Once a valid message has been received into the Message Assembly Buffer (MAB), the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer.

The acceptance filter looks at incoming messages for the RXIDE bit (CiRXnSID<0>) to determine how to compare the identifiers. If the RXIDE bit is clear, the message is a standard frame and only filters with the EXIDE bit (CiRXFnSID<0>) clear are compared. If the RXIDE bit is set, the message is an extended frame and only filters with the EXIDE bit set are compared. Configuring the RXM<1:0> bits to '01' or '10' can override the EXIDE bit.

#### 21.4.3 MESSAGE ACCEPTANCE FILTER MASKS

The mask bits essentially determine which bits to apply the filter to. If any mask bit is set to a zero, then that bit will automatically be accepted regardless of the filter bit. There are 2 programmable acceptance filter masks associated with the receive buffers, one for each buffer.

#### 21.4.4 RECEIVE OVERRUN

An overrun condition occurs when the Message Assembly Buffer (MAB) has assembled a valid received message, the message is accepted through the acceptance filters and when the receive buffer associated with the filter has not been designated as clear of the previous message.

The overrun error flag, RXnOVR (CilNTF<15> or CilNTF<14>), and the ERRIF bit (CilNTF<5>) will be set and the message in the MAB will be discarded.

If the DBEN bit is clear, RXB1 and RXB0 operate independently. When this is the case, a message intended for RXB0 will not be diverted into RXB1 if RXB0 contains an unread message and the RX00VR bit will be set.

If the DBEN bit is set, the overrun for RXB0 is handled differently. If a valid message is received for RXB0 and RXFUL = 1 indicates that RXB0 is full and RXFUL = 0

indicates that RXB1 is empty, the message for RXB0 will be loaded into RXB1. An overrun error will not be generated for RXB0. If a valid message is received for RXB0 and RXFUL = 1, indicating that both RXB0 and RXB1 are full, the message will be lost and an overrun will be indicated for RXB1.

#### 21.4.5 RECEIVE ERRORS

The CAN module will detect the following receive errors:

- Cyclic Redundancy Check (CRC) Error
- Bit Stuffing Error
- Invalid Message Receive Error

These receive errors do not generate an interrupt. However, the receive error counter is incremented by one in case one of these errors occur. The RXWAR bit (CiINTF<9>) indicates that the receive error counter has reached the CPU warning limit of 96 and an interrupt is generated.

#### 21.4.6 RECEIVE INTERRUPTS

Receive interrupts can be divided into three major groups, each including various conditions that generate interrupts:

• Receive Interrupt:

A message has been successfully received and loaded into one of the receive buffers. This interrupt is activated immediately after receiving the End-of-Frame (EOF) field. Reading the RXnIF flag will indicate which receive buffer caused the interrupt.

• Wake-up Interrupt:

The CAN module has woken up from Disable mode or the device has woken up from Sleep mode.

• Receive Error Interrupts:

A receive error interrupt will be indicated by the ERRIF bit. This bit shows that an error condition occurred. The source of the error can be determined by checking the bits in the CAN Interrupt Flag register, CiINTF.

- Invalid Message Received:

If any type of error occurred during reception of the last message, an error will be indicated by the IVRIF bit.

- Receiver Overrun:
   The RXnOVR bit indicates that an overrun condition occurred.
- Receiver Warning:

The RXWAR bit indicates that the receive error counter (RERRCNT<7:0>) has reached the warning limit of 96.

- Receiver Error Passive:

The RXEP bit indicates that the receive error counter has exceeded the error passive limit of 127 and the module has gone into error passive state.

## 21.5 Message Transmission

#### 21.5.1 TRANSMIT BUFFERS

The CAN module has three transmit buffers. Each of the three buffers occupies 14 bytes of data. Eight of the bytes are the maximum 8 bytes of the transmitted message. Five bytes hold the standard and extended identifiers and other message arbitration information.

#### 21.5.2 TRANSMIT MESSAGE PRIORITY

Transmit priority is a prioritization within each node of the pending transmittable messages. There are 4 levels of transmit priority. If TXPRI<1:0> (CiTXnCON<1:0>, where n = 0, 1 or 2 represents a particular transmit buffer) for a particular message buffer is set to '11', that buffer has the highest priority. If TXPRI<1:0> for a particular message buffer is set to '10' or '01', that buffer has an intermediate priority. If TXPRI<1:0> for a particular message buffer is '00', that buffer has the lowest priority.

#### 21.5.3 TRANSMISSION SEQUENCE

To initiate transmission of the message, the TXREQ bit (CiTXnCON<3>) must be set. The CAN bus module resolves any timing conflicts between the setting of the TXREQ bit and the Start-of-Frame (SOF), ensuring that if the priority was changed, it is resolved correctly before the SOF occurs. When TXREQ is set, the TXABT (CiTXnCON<6>), TXLARB (CiTXnCON<5>) and TXERR (CiTXnCON<4>) flag bits are automatically cleared.

Setting TXREQ bit simply flags a message buffer as enqueued for transmission. When the module detects an available bus, it begins transmitting the message which has been determined to have the highest priority.

If the transmission completes successfully on the first attempt, the TXREQ bit is cleared automatically and an interrupt is generated if TXnIE was set.

If the message transmission fails, one of the error condition flags will be set and the TXREQ bit will remain set, indicating that the message is still pending for transmission. If the message encountered an error condition during the transmission attempt, the TXERR bit will be set and the error condition may cause an interrupt. If the message loses arbitration during the transmission attempt, the TXLARB bit is set. No interrupt is generated to signal the loss of arbitration.

#### 21.5.4 ABORTING MESSAGE TRANSMISSION

The system can also abort a message by clearing the TXREQ bit associated with each message buffer. Setting the ABAT bit (CiCTRL<12>) will request an abort of all pending messages. If the message has not yet started transmission, or if the message started but is interrupted by loss of arbitration or an error, the abort

will be processed. The abort is indicated when the module sets the TXABT bit and the TXnIF flag is not automatically set.

#### 21.5.5 TRANSMISSION ERRORS

The CAN module will detect the following transmission errors:

- Acknowledge Error
- Form Error
- Bit Error

These transmission errors will not necessarily generate an interrupt but are indicated by the transmission error counter. However, each of these errors will cause the transmission error counter to be incremented by one. Once the value of the error counter exceeds the value of 96, the ERRIF (CIINTF<5>) and the TXWAR bit (CIINTF<10>) are set. Once the value of the error counter exceeds the value of 96, an interrupt is generated and the TXWAR bit in the Interrupt Flag register is set.

#### 21.5.6 TRANSMIT INTERRUPTS

Transmit interrupts can be divided into two major groups, each including various conditions that generate interrupts:

• Transmit Interrupt:

At least one of the three transmit buffers is empty (not scheduled) and can be loaded to schedule a message for transmission. Reading the TXnIF flags will indicate which transmit buffer is available and caused the interrupt.

• Transmit Error Interrupts:

A transmission error interrupt will be indicated by the ERRIF flag. This flag shows that an error condition occurred. The source of the error can be determined by checking the error flags in the CAN Interrupt Flag register, CiINTF. The flags in this register are related to receive and transmit errors.

- Transmitter Warning Interrupt:

The TXWAR bit indicates that the transmit error counter has reached the CPU warning limit of 96.

- Transmitter Error Passive:

The TXEP bit (CiINTF<12>) indicates that the transmit error counter has exceeded the error passive limit of 127 and the module has gone to error passive state.

Bus Off:

The TXBO bit (CiINTF<13>) indicates that the transmit error counter has exceeded 255 and the module has gone to the bus off state.

## 21.6 Baud Rate Setting

All nodes on any particular CAN bus must have the same nominal bit rate. In order to set the baud rate, the following parameters have to be initialized:

- Synchronization Jump Width
- Baud Rate Prescaler
- Phase Segments
- Length Determination of Phase Segment 2
- · Sample Point
- Propagation Segment bits


#### 21.6.1 BIT TIMING

All controllers on the CAN bus must have the same baud rate and bit length. However, different controllers are not required to have the same master oscillator clock. At different clock frequencies of the individual controllers, the baud rate has to be adjusted by adjusting the number of time quanta in each segment.

The nominal bit time can be thought of as being divided into separate non-overlapping time segments. These segments are shown in Figure 21-2.

- Synchronization Segment (Sync Seg)
- Propagation Time Segment (Prop Seg)
- Phase Segment 1 (Phase1 Seg)
- Phase Segment 2 (Phase2 Seg)

The time segments and also the nominal bit time are made up of integer units of time called time quanta, or Tq. By definition, the nominal bit time has a minimum of 8 Tq and a maximum of 25 Tq. Also, by definition, the minimum nominal bit time is 1  $\mu$ sec corresponding to a maximum bit rate of 1 MHz.



## 21.6.2 PRESCALER SETTING

There is a programmable prescaler with integral values ranging from 1 to 64, in addition to a fixed divide-by-2 for clock generation. The time quantum (T $\alpha$ ) is a fixed unit of time derived from the oscillator period and is given by Equation 21-1.

Note:	FCAN	must	not	exceed	30	MHz.	lf
	CANC	KS = 0	, the	n FCY mu	ist no	ot exce	ed
	7.5 Mł	Ηz.					

#### EQUATION 21-1: TIME QUANTUM FOR CLOCK GENERATION

TQ = 2 (BRP < 5:0 > + 1)/FCAN

#### 21.6.3 PROPAGATION SEGMENT

This part of the bit time is used to compensate physical delay times within the network. These delay times consist of the signal propagation time on the bus line and the internal delay time of the nodes. The Prop Seg can be programmed from 1 TQ to 8 TQ by setting the PRSEG<2:0> bits (CiCFG2<2:0>).

## 21.6.4 PHASE SEGMENTS

The phase segments are used to optimally locate the sampling of the received bit within the transmitted bit time. The sampling point is between Phase1 Seg and Phase2 Seg. These segments are lengthened or shortened by resynchronization. The end of the Phase1 Seg determines the sampling point within a bit period. The segment is programmable from 1 TQ to 8 TQ. Phase2 Seg provides delay to the next transmitted data transition. The segment is programmable from 1 TQ to 8 TQ, or it may be defined to be equal to the greater of Phase1 Seg or the information processing time (2 TQ). The Phase1 Seg is initialized by setting bits SEG1PH<2:0> (CiCFG2<5:3>) and Phase2 Seg is initialized by setting SEG2PH<2:0> (CiCFG2<10:8>).

The following requirement must be fulfilled while setting the lengths of the phase segments:

 $Prop Seg + Phase1 Seg \ge Phase2 Seg$ 

#### 21.6.5 SAMPLE POINT

The sample point is the point of time at which the bus level is read and interpreted as the value of that respective bit. The location is at the end of Phase1 Seg. If the bit timing is slow and contains many TQ, it is possible to specify multiple sampling of the bus line at the sample point. The level determined by the CAN bus then corresponds to the result from the majority decision of three values. The majority samples are taken at the sample point and twice before with a distance of TQ/2. The CAN module allows the user to choose between sampling three times at the same point or once at the same point, by setting or clearing the SAM bit (CiCFG2<6>).

Typically, the sampling of the bit should take place at about 60-70% through the bit time, depending on the system parameters.

#### 21.6.6 SYNCHRONIZATION

To compensate for phase shifts between the oscillator frequencies of the different bus stations, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Synchronous Segment). The circuit will then adjust the values of Phase1 Seg and Phase2 Seg. There are two mechanisms used to synchronize.

### 21.6.6.1 Hard Synchronization

Hard synchronization is only done whenever there is a 'recessive' to 'dominant' edge during bus Idle, indicating the start of a message. After hard synchronization, the bit time counters are restarted with the Sync Seg. Hard synchronization forces the edge which has caused the hard synchronization to lie within the synchronization segment of the restarted bit time. If a hard synchronization is done, there will not be a resynchronization within that bit time.

#### 21.6.6.2 Resynchronization

As a result of resynchronization, Phase1 Seg may be lengthened or Phase2 Seg may be shortened. The amount of lengthening or shortening of the phase buffer segment has an upper boundary known as the synchronization jump width, and is specified by the SJW<1:0> bits (CiCFG1<7:6>). The value of the synchronization jump width will be added to Phase1 Seg or subtracted from Phase2 Seg. The resynchronization jump width is programmable between 1 Tq and 4 Tq.

The following requirement must be fulfilled while setting the SJW<1:0> bits:

Phase2 Seg > Synchronization Jump Width

### REGISTER 21-1: CICTRL: CAN MODULE CONTROL AND STATUS REGISTER

R/W-x	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0			
CANCAP <sup>(1)</sup>		CSIDL	ABAT <sup>(2)</sup>	CANCKS		REQOP<2:0>				
bit 15							bit 8			
R-1	R-0	R-0	U-0	R-0	R-0	R-0	U-0			
C	PMODE<2:0>	.(3)	_		ICODE<2:0>					
bit 7							bit (			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cle		x = Bit is unkr	nown			
	-						-			
bit 15	CANCAP: C	AN Message F	Receive Captur	e Enable bit <sup>(1)</sup>	)					
	1 = Enable C	-	·							
	0 = Disable (	CAN capture								
bit 14	Unimpleme	nted: Read as	'0'							
bit 13	CSIDL: Stop	in Idle Mode b	it							
		nue CAN modu CAN module			ters Idle mode					
bit 12		All Pending Ti								
		nding transmis								
bit 11		AN Master Clo	ck Select bit							
	1 = FCAN Clo									
	0 = FCAN Clo	ck is 4 Fcy								
bit 10-8	REQOP<2:0	>: Request Op	eration Mode I	bits						
		sten All Messa	ges mode							
	110 = Reser									
			ode							
		100 = Set Configuration mode 011 = Set Listen Only mode								
	010 = Set Loopback mode									
	001 = Set D		n mada							
		ormal Operatio :: <b>0&gt;:</b> Operation								
bit 7-5 bit 4		nted: Read as								
	-									
bit 3-1	111 = Wake	Interrupt Flag up interrupt	J Code bits							
	111 = Wake 110 = RXB0									
	101 = RXB1	•								
	100 <b>= TXB0</b>									
	011 = TXB1	•								
	010 = TXB2 001 = Error	•								
	000 = No int									
bit 0		nted: Read as	'O'							
Note 1: CA	NCAP is alway	ys writable, reg	ardless of CAN	I module oper	ating mode.					
	-	this bit when a			-					
· ·							0011			

**3:** These bits indicate the current operating mode of the CAN module. See description for REQOP bits (CiCTRL<10:8>).

## REGISTER 21-2: CITXnCON: CAN TRANSMIT BUFFER n STATUS AND CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—		—	—	—
bit 15							bit 8

U-0	R-0	R-0	R-0	R/W-0	U-0	R/W-0	R/W-0
—	TXABT <sup>(1)</sup>	TXLARB <sup>(1)</sup>	TXERR <sup>(1)</sup>	TXREQ <sup>(2)</sup>	—	TXPR	<1:0>
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-7	Unimplemented: Read as '0'
bit 6	TXABT: Message Aborted bit <sup>(1)</sup>
	1 = Message was aborted
	0 = Message has not been aborted
bit 5	TXLARB: Message Lost Arbitration bit <sup>(1)</sup>
	<ul><li>1 = Message lost arbitration while being sent</li><li>0 = Message did not lose arbitration while being sent</li></ul>
bit 4	<b>TXERR:</b> Error Detected During Transmission bit <sup>(1)</sup>
	<ul> <li>1 = A bus error occurred while the message was being sent</li> <li>0 = A bus error did not occur while the message was being sent</li> </ul>
bit 3	TXREQ: Message Send Request bit <sup>(2)</sup>
	<ul> <li>1 = Request message transmission</li> <li>0 = Abort message transmission if TXREQ already set, otherwise no effect</li> </ul>
bit 2	Unimplemented: Read as '0'
bit 1-0	TXPRI<1:0>: Message Transmission Priority bits
	11 = Highest message priority
	10 = High intermediate message priority
	01 = Low intermediate message Priority
	00 = Lowest message priority
Note 1:	This bit is cleared when TXREQ is set.

2: The bit will automatically clear when the message is successfully sent.

## REGISTER 21-3: CITXnSID: CAN TRANSMIT BUFFER n STANDARD IDENTIFIER

DAAA		DAA	DAA/ w	DAA			11.0
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	U-0	U-0	U-0
		SID<10:6>				—	
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		SID<	5:0>			SRR	TXIDE
bit 7							bit 0
Legend:							
R = Readable bit W		W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at POR		'1' = Bit is set	'1' = Bit is set		ared	x = Bit is unkr	nown
bit 15-11	SID<10:6>:	Standard Identif	ier bits				
bit 10-8	Unimpleme	nted: Read as '	0'				
bit 7-2	SID<5:0>: S	Standard Identifie	er bits				
bit 1	SRR: Subst	itute Remote Re	quest Contro	l bit			
		e will request a r	•				
	0 = Normal						
bit 0	TXIDE: Exte	ended Identifier b	oit				
	1 = Message	e will transmit ex	tended ident	ifier			
	0	e will transmit st					
	0						

#### REGISTER 21-4: CITXnEID: CAN TRANSMIT BUFFER n EXTENDED IDENTIFIER

R/W-x	R/W-x	R/W-x	R/W-x	U-0	U-0	U-0	U-0	
	EID<	17:14>		—	_	—	—	
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
			EID	<13:6>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unk			nown		

bit 11-8 Unimplemented: Read as '0'

bit 7-0 EID<13:6>: Extended Identifier bits

## REGISTER 21-5: CITXnDLC: CAN TRANSMIT BUFFER n DATA LENGTH CONTROL REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		EID<	5:0>			TXRTR	TXRB1 <sup>(1)</sup>
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	U-0	U-0	U-0
TXRB0 <sup>(1)</sup>		DLC<	<3:0>			—	—
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit		bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-10	EID<5:0>: 8	Extended Identifi	er bits				
bit 9	TXRTR: Re	mote Transmiss	ion Request I	bit			
	1 = Messag 0 = Normal	e will request a i message	remote transr	nission			
bit 8-7		Reserved bits	1)				
bit 6-3	DLC<3:0>:	Data Length Co	de bits				
bit 2-0		ented: Read as '					

**Note 1:** User must set these bits to '0' according to CAN protocol.

#### REGISTER 21-6: CITXnBm: CAN TRANSMIT BUFFER n DATA FIELD WORD m REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			CTX	3<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			СТХ	B<7:0>			
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unl		x = Bit is unkr	nown

bit 15-0 CTXB<15:0>: Transmit Buffer n Byte m bits

© 2006 Microchip Technology Inc.

### REGISTER 21-7: CIRX0CON: CAN RECEIVE BUFFER 0 STATUS AND CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	_	—	_	—	_	_	_				
bit 15						•	bit 8				
R/C-0	U-0	U-0	U-0	R-0	R/W-0	R/W-0	R-0				
RXFUL <sup>(1)</sup>	_	—	—	RXRTRRO <sup>(2)</sup>	DBEN	JTOFF	FILHITO <sup>(2)</sup>				
bit 7							bit (				
Legend:		C = Clearable	bit								
R = Readabl	e bit	W = Writable b	U = Unimplem	ented bit, rea	d as '0'						
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown							nown				
bit 15-8	Unimplemented: Read as '0'										
bit 7	RXFUL: Rec	eive Full Status	bit <sup>(1)</sup>								
	1 = Receive buffer contains a valid received message										
		0 = Receive buffer is open to receive a new message									
bit 6-4	-	nted: Read as 'o			(2)						
bit 3				Request bit (read	-only) <sup>(2)</sup>						
	<ul> <li>1 = Remote transfer request was received</li> <li>0 = Remote transfer request not received</li> </ul>										
		•									
bit 2		ive Buffer 0 Dou									
		Buffer 0 overflov ive Buffer 0 over		Receive Buffer	1						
L I A											
bit 1		p Table Offset b		••							
	•	mp table offset b mp table offset b									
bit 0		•		ter Enabled the I	Mossage Reg	option hit(2)					
		nce Filter 1 (RXF	•		viessage Rec						
		ice Filter 0 (RXF									
Note 1: T	his bit is set by t	he CAN module	and should	be cleared by so	ttware after th	ne butter is read	d.				

2: This bit reflects the status of the last message loaded into Receive Buffer 0.

#### REGISTER 21-8: CIRX1CON: CAN RECEIVE BUFFER 1 STATUS AND CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	_	—	—
bit 15							bit 8

R/C-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
RXFUL <sup>(1)</sup>	—	—	—	RXRTRRO <sup>(2)</sup>		FILHIT<2:0>	
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	RXFUL: Receive Full Status bit <sup>(1)</sup>
	<ol> <li>Receive buffer contains a valid received message</li> </ol>
	0 = Receive buffer is open to receive a new message
bit 6-4	Unimplemented: Read as '0'
bit 3	RXRTRRO: Received Remote Transfer Request bit (read-only) <sup>(2)</sup>
	1 = Remote transfer request was received
	0 = Remote transfer request not received
bit 2-0	FILHIT0<2:0>: Indicates Which Acceptance Filter Enabled the Message Reception bits
	101 = Acceptance Filter 5 (RXF5)
	100 = Acceptance Filter 4 (RXF4)
	011 = Acceptance Filter 3 (RXF3)
	010 = Acceptance Filter 2 (RXF2)
	001 = Acceptance Filter 1 (RXF1) – only possible when DBEN bit is set
	000 = Acceptance Filter 0 (RXF0) – only possible when DBEN bit is set

- **Note 1:** This bit is set by the CAN module and should be cleared by software after the buffer is read.
  - 2: This bit reflects the status of the last message loaded into Receive Buffer 1.

#### REGISTER 21-9: CIRXnSID: CAN RECEIVE BUFFER n STANDARD IDENTIFIER

11.0	11.0		D ///	D 44/	D ///	DAA	D ///
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	—			SID<10:6>		
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		SID<	5:0>			SRR	RXIDE
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-2	SID<10:0>: S	Standard Identif	ier bits				
bit 1	SRR: Substit	ute Remote Re	quest bit (onl	y when RXIDE	= 1)		
		ransfer request		,	,		
		e transfer requ					
bit 0	RXIDE: Exter	nded Identifier	Flag bit				
			•	ata frame, SID<	10:0> are EID.	<28:18>	
		message is a					

#### REGISTER 21-10: CIRXnEID: CAN RECEIVE BUFFER n EXTENDED IDENTIFIER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	
—	—	—		EID<	:17:14>		
						bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
		EID	<13:6>				
						bit 0	
bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
OR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$				
	_	R/W-x R/W-x	R/W-x R/W-x R/W-x EID-		—     —     —     EID       R/W-x     R/W-x     R/W-x     R/W-x       EID<13:6>       bit     W = Writable bit     U = Unimplemented bit, real	mathematical     mathematical       mathematical     mathematical       R/W-x     R/W-x       R/W-x     R/W-x       EID<13:6>	

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<10:0>: Extended Identifier bits

## REGISTER 21-11: CIRXnBm: CAN RECEIVE BUFFER n DATA FIELD WORD m REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			CRXE	3<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			CRX	B<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is					x = Bit is unkr	nown	

bit 15-0 CTXB<15:0>: Receive Buffer n Byte m bits

#### REGISTER 21-12: CIRXnDLC: CAN RECEIVE BUFFER n DATA LENGTH CONTROL REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		EID<	:5:0>			RXRTR <sup>(1)</sup>	RXRB1
bit 15							bit 8
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	RXRB0		DLC	<3:0>	
bit 7							bit 0
Legend:							
R = Readable	able bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$						
-n = Value at P	OR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			own

bit 15-10	EID<5:0>: Extended Identifier bits
bit 9	<b>RXRTR:</b> Receive Remote Transmission Request bit <sup>(1)</sup>
	<ul><li>1 = Remote transfer request</li><li>0 = No remote transfer request</li></ul>
bit 8	RXRB1: Reserved bit 1
	Reserved by CAN Spec and read as '0'.
bit 7-5	Unimplemented: Read as '0'
bit 4	RXRB0: Reserved bit 0
	Reserved by CAN Spec and read as '0'.
bit 3-0	DLC<3:0>: Data Length Code bits (contents of receive buffer)

**Note 1:** This bit reflects the status of the RXRTR bit in the last received message.

## REGISTER 21-13: CIRXFnSID: CAN ACCEPTANCE FILTER n STANDARD IDENTIFIER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
	—	_			SID<10:6>			
bit 15	pit 15						bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	U-0	R/W-x	
1		SID<	5:0>				EXIDE	
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	x = Bit is unknown	
bit 15-13	Unimpleme	nted: Read as '	0'					
bit 12-2	-	Standard Identif						
bit 1	Unimpleme	nted: Read as '	0'					
bit 0	-	nded Identifier I						
	If MIDE = 1,	then:						
	1 = Enable fi	Iter for extende	d identifier					
	0 = Enable fi	Iter for standard	l identifier					
	If MIDE = $0$ ,							
	EXIDE is dor	n't care.						

#### REGISTER 21-14: CIRXFnEIDH: CAN ACCEPTANCE FILTER n EXTENDED IDENTIFIER HIGH

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
—	_	—			EID<	:17:14>	
bit 15		·					bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<13:6>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	ld as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

#### REGISTER 21-15: CIRXFnEIDL: CAN ACCEPTANCE FILTER n EXTENDED IDENTIFIER LOW

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	U-0	U-0
		EID<	5:0>				—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	_	—	_
bit 7				•			bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		

bit 15-10EID<5:0>: Extended Identifier bitsbit 9-0Unimplemented: Read as '0'

#### REGISTER 21-16: CIRXMnSID: CAN ACCEPTANCE FILTER MASK n STANDARD IDENTIFIER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—			SID<10:6>		
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	U-0	R/W-x
		SID<	5:0>			—	MIDE
bit 7						•	bit 0
Legend:							
		\A/ \A/''	1.14			(0)	

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-2 SID<10:0>: Standard Identifier Mask bits

1 = Include bit in the filter comparison

0 = Don't include bit in the filter comparison

#### bit 1 Unimplemented: Read as '0'

- bit 0 MIDE: Identifier Mode Selection bit
  - 1 = Match only message types (standard or extended address) as determined by EXIDE bit in filter

0 = Match either standard or extended address message if the filters match

## REGISTER 21-17: CIRXMnEIDH: CAN ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER HIGH

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—			EID<17:14>		
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID<	13:6>			
bit 7							bit 0
Legend:							

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0

EID<17:6>: Extended Identifier Mask bits

1 = Include bit in the filter comparison

0 = Don't include bit in the filter comparison

#### REGISTER 21-18: CIRXMnEIDL: CAN ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER LOW

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	U-0	U-0
			—	—			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

bit 15-10 EID<5:0>: Extended Identifier Mask bits

bit 9-0 Unimplemented: Read as '0'

#### REGISTER 21-19: CiCFG1: CAN BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—			_		—	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJ	W<1:0>			BRP	<5:0> <sup>(1)</sup>		
bit 7		4					bit (
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cleared x		x = Bit is unkr	nown
bit 15-8	Unimplemen	nted: Read as '	0'				
bit 7-6	11 = Synchro 10 = Synchro 01 = Synchro	SJW<1:0>: Synchronized Jump Width bits 11 = Synchronized jump width time is 4 x TQ 10 = Synchronized jump width time is 3 x TQ 01 = Synchronized jump width time is 2 x TQ 00 = Synchronized jump width time is 1 x TQ					
bit 5-0							

**Note 1:** FCAN is FCY or 4 FCY, depending on the CANCKS bit setting.

## REGISTER 21-20: CICFG2: CAN BAUD RATE CONFIGURATION REGISTER 2

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	WAKFIL	—	_	—	:	SEG2PH<2:0>	
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SEG2PHTS	SAM		SEG1PH<2:0>			PRSEG<2:0>	
bit 7					•		bit 0

Legend:									
R = Readab	le bit	W = Writable bit	U = Unimplemented bit,	read as '0'					
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15	Unimple	Unimplemented: Read as '0'							
bit 14	WAKFIL:	Select CAN bus Line Filter	for Wake-up bit						
		Use CAN bus line filter for wake-up							
		0 = CAN bus line filter is not used for wake-up							
bit 13-11	Unimple	Unimplemented: Read as '0'							
bit 10-8	SEG2PH	<2:0>: Phase Buffer Segme	ent 2 bits						
	111 = Le	111 = Length is 8 x TQ							
	•	•							
		nath is 1 x To							
bit 7	000 = Length is 1 x TQ <b>SEG2PHTS:</b> Phase Segment 2 Time Select bit								
		1 = Freely programmable							
		= Maximum of SEG1PH or information processing time (3 Tqs), whichever is greater							
bit 6		mple of the CAN bus Line b							
		1 = Bus line is sampled three times at the sample point							
		ine is sampled once at the s							
bit 5-3	SEG1PH	<2:0>: Phase Buffer Segme	ent 1 bits						
	111 = Le	ngth is 8 x TQ							
	•	•							
	•	4 · 4 · T-							
		000 = Length is 1 x TQ							
bit 2-0		2:0>: Propagation Time Seg	gment bits						
		ngth is 8 x TQ							
	•								
	000 = Le	with is 1 v To							

## REGISTER 21-21: CIEC: CAN TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERR	CNT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERR	CNT<7:0>			
bit 7							bit C
Legend:							
R = Readable bit		W = Writable bit		U = Unimplement	ted bit, re	ad as '0'	
-n = Value at POF	ξ	'1' = Bit is set		'0' = Bit is cleared	b	x = Bit is unkr	nown

bit 15-8 TERRCNT<7:0>: Transmit Error Count bits

bit 7-0 RERRCNT<7:0>: Receive Error Count bits

### REGISTER 21-22: CIINTE: CAN INTERRUPT ENABLE REGISTER

	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	—	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IVRIE	WAKIE	ERRIE	TX2IE	TX1IE	TX0IE	RX1IE	RX0IE	
bit 7							bit (	
Legend:								
R = Readab	le bit	W = Writable	oit	U = Unimplen	nented bit, read	l as '0'		
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown	
bit 15-8	Unimplemen	ted: Read as '	)'					
bit 7	IVRIE: Invalid	Message Rec	eived Interrup	t Enable bit				
	1 = Enabled							
		0 = Disabled						
bit 6		Wake-up Activi	ty Interrupt Er	nable bit				
	1 = Enabled 0 = Disabled							
bit 5	ERRIE: Error	Interrupt Enab	e bit					
	1 = Enabled	·						
	0 = Disabled							
bit 4		mit Buffer 2 Inte	errupt Enable	bit				
bit 4	<b>TX2IE:</b> Transi 1 = Enabled	mit Buffer 2 Inte	errupt Enable	bit				
	<b>TX2IE:</b> Transi 1 = Enabled 0 = Disabled							
	TX2IE: Transi 1 = Enabled 0 = Disabled TX1IE: Transi	mit Buffer 2 Inte mit Buffer 1 Inte						
	TX2IE: Transi 1 = Enabled 0 = Disabled TX1IE: Transi 1 = Enabled							
bit 4 bit 3 bit 2	TX2IE: Transi 1 = Enabled 0 = Disabled TX1IE: Transi 1 = Enabled 0 = Disabled	mit Buffer 1 Inte	errupt Enable	bit				
	TX2IE: Transi 1 = Enabled 0 = Disabled TX1IE: Transi 1 = Enabled 0 = Disabled		errupt Enable	bit				
bit 3	TX2IE: Transi 1 = Enabled 0 = Disabled TX1IE: Transi 1 = Enabled 0 = Disabled TX0IE: Transi	mit Buffer 1 Inte	errupt Enable	bit				
bit 3	TX2IE: Transi 1 = Enabled 0 = Disabled TX1IE: Transi 1 = Enabled 0 = Disabled TX0IE: Transi 1 = Enabled 0 = Disabled	mit Buffer 1 Inte	errupt Enable errupt Enable	bit bit				
bit 3 bit 2	TX2IE: Transi 1 = Enabled 0 = Disabled TX1IE: Transi 1 = Enabled 0 = Disabled TX0IE: Transi 1 = Enabled 0 = Disabled RX1IE: Recei 1 = Enabled	mit Buffer 1 Inte mit Buffer 0 Inte	errupt Enable errupt Enable	bit bit				
bit 3 bit 2 bit 1	TX2IE: Transi 1 = Enabled 0 = Disabled TX1IE: Transi 1 = Enabled 0 = Disabled TX0IE: Transi 1 = Enabled 0 = Disabled RX1IE: Recei 1 = Enabled 0 = Disabled	mit Buffer 1 Inte mit Buffer 0 Inte ve Buffer 1 Inte	errupt Enable errupt Enable errupt Enable	bit bit bit				
bit 3 bit 2	TX2IE: Transi 1 = Enabled 0 = Disabled TX1IE: Transi 1 = Enabled 0 = Disabled TX0IE: Transi 1 = Enabled 0 = Disabled RX1IE: Recei 1 = Enabled 0 = Disabled	mit Buffer 1 Inte mit Buffer 0 Inte	errupt Enable errupt Enable errupt Enable	bit bit bit				

#### REGISTER 21-23: CIINTF: CAN INTERRUPT FLAG REGISTER

R/C-0	R/C-0	R-0	R-0	R-0	R-0	R-0	R-0
RX00VR	RX10VR	ТХВО	TXEP	RXEP	TXWAR	RXWAR	EWARN
bit 15							bit 8
			DAVA				D/// 0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IVRIF	WAKIF	ERRIF	TX2IF	TX1IF	TX0IF	RX1IF	RX0IF
bit 7							bit 0
Legend:		C = Clearable	bit				
R = Readable I	bit	W = Writable		U = Unimplei	mented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	RX0OVR: Re	ceive Buffer 0	Overflow bit				
		Buffer 0 overflo					
1.11.4.4		Buffer 0 not ove					
bit 14		ceive Buffer 1 ( Buffer 1 overflor					
		Buffer 1 not over					
bit 13	TXBO: Transi	mitter in Error S	State, Bus Off	bit			
		er in error state	,				
		er not in error s					
bit 12		nitter in Error S					
	<ul> <li>1 = Transmitter in error state, bus passive</li> <li>0 = Transmitter not in error state, bus passive</li> </ul>						
bit 11		ver in Error Sta	-				
	1 = Receiver	in error state, b not in error stat	ous passive				
bit 10		nsmitter in Erro	•				
		er in error state er not in error s	. 0				
bit 9		eiver in Error S					
		in error state, v not in error stat	•				
bit 8	EWARN: Trar	nsmitter or Rec	eiver is in Err	or State, Warn	ing bit		
		er or receiver is		-			
		er and receiver					
bit 7		Message Rec	-	-			
		e of error occu error has not oc			last message		
bit 6	WAKIF: Bus \	Wake-up Activi	ty Interrupt FI	ag bit			
		equest has occ		•			
	-	equest has not					
bit 5				ources in CilN	FF<15:8> regist	er)	
		equest has occ equest has not					
bit 4	-	mit Buffer 2 Inte		ł			
		equest has occ		•			

## REGISTER 21-23: CIINTF: CAN INTERRUPT FLAG REGISTER (CONTINUED)

bit 3	TX1IF: Transmit Buffer 1 Interrupt Flag bit
	<ul><li>1 = Interrupt request has occurred</li><li>0 = Interrupt request has not occurred</li></ul>
bit 2	TX0IF: Transmit Buffer 0 Interrupt Flag bit
	<ul><li>1 = Interrupt request has occurred</li><li>0 = Interrupt request has not occurred</li></ul>
bit 1	RX1IF: Receive Buffer 1 Interrupt Flag bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	<b>RX0IF:</b> Receive Buffer 0 Interrupt Flag bit
	<ul><li>1 = Interrupt request has occurred</li><li>0 = Interrupt request has not occurred</li></ul>

NOTES:

## 22.0 DATA CONVERTER INTERFACE (DCI) MODULE

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC30F Family Reference Manual"* (DS70046).

## 22.1 Module Introduction

The dsPIC33F Data Converter Interface (DCI) module allows simple interfacing of devices, such as audio coder/decoders (Codecs), ADC and D/A converters. The following interfaces are supported:

- Framed Synchronous Serial Transfer (Single or Multi-Channel)
- Inter-IC Sound (I<sup>2</sup>S) Interface
- AC-Link Compliant mode

The DCI module provides the following general features:

- Programmable word size up to 16 bits
- Supports up to 16 time slots, for a maximum frame size of 256 bits
- Data buffering for up to 4 samples without CPU overhead

## 22.2 Module I/O Pins

There are four I/O pins associated with the module. When enabled, the module controls the data direction of each of the four pins.

#### 22.2.1 CSCK PIN

The CSCK pin provides the serial clock for the DCI module. The CSCK pin may be configured as an input or output using the CSCKD control bit in the DCICON1 SFR. When configured as an output, the serial clock is provided by the dsPIC33F. When configured as an input, the serial clock must be provided by an external device.

#### 22.2.2 CSDO PIN

The Serial Data Output (CSDO) pin is configured as an output only pin when the module is enabled. The CSDO pin drives the serial bus whenever data is to be transmitted. The CSDO pin is tri-stated, or driven to '0', during CSCK periods when data is not transmitted depending on the state of the CSDOM control bit. This allows other devices to place data on the serial bus during transmission periods not used by the DCI module.

#### 22.2.3 CSDI PIN

The Serial Data Input (CSDI) pin is configured as an input only pin when the module is enabled.

#### 22.2.3.1 COFS Pin

The Codec Frame Synchronization (COFS) pin is used to synchronize data transfers that occur on the CSDO and CSDI pins. The COFS pin may be configured as an input or an output. The data direction for the COFS pin is determined by the COFSD control bit in the DCICON1 register.

The DCI module accesses the shadow registers while the CPU is in the process of accessing the memory mapped buffer registers.

#### 22.2.4 BUFFER DATA ALIGNMENT

Data values are always stored left justified in the buffers since most Codec data is represented as a signed 2's complement fractional number. If the received word length is less than 16 bits, the unused Least Significant bits in the Receive Buffer registers are set to '0' by the module. If the transmitted word length is less than 16 bits, the unused LSbs in the Transmit Buffer register are ignored by the module. The word length setup is described in subsequent sections of this document.

#### 22.2.5 TRANSMIT/RECEIVE SHIFT REGISTER

The DCI module has a 16-bit shift register for shifting serial data in and out of the module. Data is shifted in/ out of the shift register, MSb first, since audio PCM data is transmitted in signed 2's complement format.


#### 22.2.6 DCI BUFFER CONTROL

The DCI module contains a buffer control unit for transferring data between the shadow buffer memory and the Serial Shift register. The buffer control unit is a simple 2-bit address counter that points to word locations in the shadow buffer memory. For the receive memory space (high address portion of DCI buffer memory), the address counter is concatenated with a '0' in the MSb location to form a 3-bit address. For the transmit memory space (high portion of DCI buffer memory), the address counter is concatenated with a '1' in the MSb location.

**Note:** The DCI buffer control unit always accesses the same relative location in the transmit and receive buffers, so only one address counter is provided.

## dsPIC33F





## 22.3 DCI Module Operation

#### 22.3.1 MODULE ENABLE

The DCI module is enabled or disabled by setting/ clearing the DCIEN control bit in the DCICON1 SFR. Clearing the DCIEN control bit has the effect of resetting the module. In particular, all counters associated with CSCK generation, frame sync and the DCI buffer control unit are reset.

The DCI clocks are shut down when the DCIEN bit is cleared.

When enabled, the DCI controls the data direction for the four I/O pins associated with the module. The PORT, LAT and TRIS register values for these I/O pins are overridden by the DCI module when the DCIEN bit is set.

It is also possible to override the CSCK pin separately when the bit clock generator is enabled. This permits the bit clock generator to operate without enabling the rest of the DCI module.

#### 22.3.2 WORD SIZE SELECTION BITS

The WS<3:0> word size selection bits in the DCICON2 SFR determine the number of bits in each DCI data word. Essentially, the WS<3:0> bits determine the counting period for a 4-bit counter clocked from the CSCK signal.

Any data length, up to 16-bits, may be selected. The value loaded into the WS<3:0> bits is one less the desired word length. For example, a 16-bit data word size is selected when WS<3:0> = 1111.

Note:	These WS<3:0> control bits are used only in the Multi-Channel and I <sup>2</sup> S modes. These
	bits have no effect in AC-Link mode since the data slot sizes are fixed by the protocol.

#### 22.3.3 FRAME SYNC GENERATOR

The frame sync generator (COFSG) is a 4-bit counter that sets the frame length in data words. The frame sync generator is incremented each time the word size counter is reset (refer to **Section 22.3.2** "**Word Size Selection Bits**"). The period for the frame synchronization generator is set by writing the COFSG<3:0> control bits in the DCICON2 SFR. The COFSG period in clock cycles is determined by the following formula:

## EQUATION 22-1: COFSG PERIOD

Frame Length = Word Length • (FSG Value + 1)

Frame lengths, up to 16 data words, may be selected. The frame length in CSCK periods can vary up to a maximum of 256 depending on the word size that is selected.

Note: The COFSG control bits will have no effect in AC-Link mode since the frame length is set to 256 CSCK periods by the protocol.

#### 22.3.4 FRAME SYNC MODE CONTROL BITS

The type of frame sync signal is selected using the Frame Synchronization mode control bits (COFSM<1:0>) in the DCICON1 SFR. The following operating modes can be selected:

- Multi-Channel mode
- I<sup>2</sup>S mode
- AC-Link mode (16-bit)
- AC-Link mode (20-bit)

The operation of the COFSM control bits depends on whether the DCI module generates the frame sync signal as a master device, or receives the frame sync signal as a slave device.

The master device in a DSP/Codec pair is the device that generates the frame sync signal. The frame sync signal initiates data transfers on the CSDI and CSDO pins and usually has the same frequency as the data sample rate (COFS).

The DCI module is a frame sync master if the COFSD control bit is cleared and is a frame sync slave if the COFSD control bit is set.

#### 22.3.5 MASTER FRAME SYNC OPERATION

When the DCI module is operating as a frame sync master device (COFSD = 0), the COFSM mode bits determine the type of frame sync pulse that is generated by the frame sync generator logic.

A new COFS signal is generated when the frame sync generator resets to '0'.

In the Multi-Channel mode, the frame sync pulse is driven high for the CSCK period to initiate a data transfer. The number of CSCK cycles between successive frame sync pulses will depend on the word size and frame sync generator control bits. A timing diagram for the frame sync signal in Multi-Channel mode is shown in Figure 22-2.

In the AC-Link mode of operation, the frame sync signal has a fixed period and duty cycle. The AC-Link frame sync signal is high for 16 CSCK cycles and is low for 240 CSCK cycles. A timing diagram with the timing details at the start of an AC-Link frame is shown in Figure 22-3.

In the  $I^2S$  mode, a frame sync signal having a 50% duty cycle is generated. The period of the  $I^2S$  frame sync signal in CSCK cycles is determined by the word size and frame sync generator control bits. A new  $I^2S$  data transfer boundary is marked by a high-to-low or a low-to-high transition edge on the COFS pin.

#### 22.3.6 SLAVE FRAME SYNC OPERATION


When the DCI module is operating as a frame sync slave (COFSD = 1), data transfers are controlled by the Codec device attached to the DCI module. The COFSM control bits control how the DCI module responds to incoming COFS signals.

In the Multi-Channel mode, a new data frame transfer will begin one CSCK cycle after the COFS pin is sampled high (see Figure 22-2). The pulse on the COFS pin resets the frame sync generator logic.


In the  $l^2S$  mode, a new data word will be transferred one CSCK cycle after a low-to-high or a high-to-low transition is sampled on the COFS pin. A rising or falling edge on the COFS pin resets the frame sync generator logic. In the AC-Link mode, the tag slot and subsequent data slots for the next frame will be transferred one CSCK cycle after the COFS pin is sampled high.

The COFSG and WS bits must be configured to provide the proper frame length when the module is operating in the Slave mode. Once a valid frame sync pulse has been sampled by the module on the COFS pin, an entire data frame transfer will take place. The module will not respond to further frame sync pulses until the data frame transfer has completed.


#### FIGURE 22-2: FRAME SYNC TIMING, MULTI-CHANNEL MODE



#### FIGURE 22-3: FRAME SYNC TIMING, AC-LINK START-OF-FRAME



#### FIGURE 22-4: I<sup>2</sup>S INTERFACE FRAME SYNC TIMING



#### 22.3.7 BIT CLOCK GENERATOR

The DCI module has a dedicated 12-bit time base that produces the bit clock. The bit clock rate (period) is set by writing a non-zero 12-bit value to the BCG<11:0> control bits in the DCICON3 SFR.

When the BCG<11:0> bits are set to zero, the bit clock will be disabled. If the BCG<11:0> bits are set to a non-zero value, the bit clock generator is enabled. These bits should be set to '0' and the CSCKD bit set to '1' if the serial clock for the DCI is received from an external device.

The formula for the bit clock frequency is given in Equation 22-2.

#### EQUATION 22-2: BIT CLOCK FREQUENCY

$$FBCK = \frac{FCY}{2 \bullet (BCG + 1)}$$

The required bit clock frequency will be determined by the system sampling rate and frame size. Typical bit clock frequencies range from 16x to 512x the converter sample rate depending on the data converter and the communication protocol that is used.

To achieve bit clock frequencies associated with common audio sampling rates, the user will need to select a crystal frequency that has an 'even' binary value. Examples of such crystal frequencies are listed in Table 22-1.

Fs (kHz)	Fcsck/Fs	Fcscк (MHz) <sup>(1)</sup>	Fosc (MHz)	PLL	FCY (MIPS)	BCG <sup>(2)</sup>
8	256	2.048	8.192	4	8.192	1
12	256	3.072	6.144	8	12.288	1
32	32	1.024	8.192	8	16.384	7
44.1	32	1.4112	5.6448	8	11.2896	3
48	64	3.072	6.144	16	24.576	3

#### TABLE 22-1: DEVICE FREQUENCIES FOR COMMON CODEC CSCK FREQUENCIES

**Note 1:** When the CSCK signal is applied externally (CSCKD = 1), the external clock high and low times must meet the device timing requirements.

2: When the CSCK signal is applied externally (CSCKD = 1), the BCG<11:0> bits have no effect on the operation of the DCI module.

#### 22.3.8 SAMPLE CLOCK EDGE CONTROL BIT

The sample clock edge (CSCKE) control bit determines the sampling edge for the CSCK signal. If the CSCK bit is cleared (default), data will be sampled on the falling edge of the CSCK signal. The AC-Link protocols and most Multi-Channel formats require that data be sampled on the falling edge of the CSCK signal. If the CSCK bit is set, data will be sampled on the rising edge of CSCK. The I<sup>2</sup>S protocol requires that data be sampled on the rising edge of the CSCK signal.

#### 22.3.9 DATA JUSTIFICATION CONTROL BIT

In most applications, the data transfer begins one CSCK cycle after the COFS signal is sampled active. This is the default configuration of the DCI module. An alternate data alignment can be selected by setting the DJST control bit in the DCICON1 SFR. When DJST = 1, data transfers will begin during the same CSCK cycle when the COFS signal is sampled active.

#### 22.3.10 TRANSMIT SLOT ENABLE BITS

The TSCON SFR has control bits that are used to enable up to 16 time slots for transmission. These control bits are the TSE<15:0> bits. The size of each time slot is determined by the WS<3:0> word size selection bits and can vary up to 16 bits.

If a transmit time slot is enabled via one of the TSE bits (TSEx = 1), the contents of the current transmit shadow buffer location will be loaded into the DCI Shift register and the DCI buffer control unit is incremented to point to the next location.

During an unused transmit time slot, the CSDO pin will drive '0's, or will be tri-stated during all disabled time slots, depending on the state of the CSDOM bit in the DCICON1 SFR.

The data frame size in bits is determined by the chosen data word size and the number of data word elements in the frame. If the chosen frame size has less than 16 elements, the additional slot enable bits will have no effect.

Each transmit data word is written to the 16-bit transmit buffer as left justified data. If the selected word size is less than 16 bits, then the LSbs of the transmit buffer memory will have no effect on the transmitted data. The user should write '0's to the unused LSbs of each transmit buffer location.

### 22.3.11 RECEIVE SLOT ENABLE BITS

The RSCON SFR contains control bits that are used to enable up to 16 time slots for reception. These control bits are the RSE<15:0> bits. The size of each receive time slot is determined by the WS<3:0> word size selection bits and can vary from 1 to 16 bits.

If a receive time slot is enabled via one of the RSE bits (RSEx = 1), the DCI Shift register contents will be written to the current DCI receive shadow buffer location and the buffer control unit will be incremented to point to the next buffer location.

Data is not packed in the receive memory buffer locations if the selected word size is less than 16 bits. Each received slot data word is stored in a separate 16-bit buffer location. Data is always stored in a left justified format in the receive memory buffer.

## 22.3.12 SLOT ENABLE BITS OPERATION WITH FRAME SYNC

The TSE and RSE control bits operate in concert with the DCI frame sync generator. In Master mode, a COFS signal is generated whenever the frame sync generator is reset. In Slave mode, the frame sync generator is reset whenever a COFS pulse is received.

The TSE and RSE control bits allow up to 16 consecutive time slots to be enabled for transmit or receive. After the last enabled time slot has been transmitted/ received, the DCI will stop buffering data until the next occurring COFS pulse.

#### 22.3.13 SYNCHRONOUS DATA TRANSFERS

The DCI buffer control unit will be incremented by one word location whenever a given time slot has been enabled for transmission or reception. In most cases, data input and output transfers will be synchronized, which means that a data sample is received for a given channel at the same time a data sample is transmitted. Therefore, the transmit and receive buffers will be filled with equal amounts of data when a DCI interrupt is generated.

In some cases, the amount of data transmitted and received during a data frame may not be equal. As an example, assume a two-word data frame is used. Furthermore, assume that data is only received during slot #0 but is transmitted during slot #0 and slot #1. In this case, the buffer control unit counter would be incremented twice during a data frame, but only one receive register location would be filled with data.

#### 22.3.14 BUFFER LENGTH CONTROL

The amount of data that is buffered between interrupts is determined by the Buffer Length (BLEN<1:0>) control bits in the DCICON2 SFR. The size of the transmit and receive buffers can vary from 1 to 4 data words using the BLEN control bits. The BLEN control bits are compared to the current value of the DCI buffer control unit address counter. When the 2 LSbs of the DCI address counter match the BLEN<1:0> value, the buffer control unit will be reset to '0'. In addition, the contents of the Receive Shadow registers are transferred to the Receive Buffer registers and the contents of the Transmit Buffer registers.

- Note 1: DCI can trigger a DMA data transfer. If DCI is selected as a DMA IRQ source, a DMA transfer occurs when the DCIIF bit gets set as a result of a DCI transmission or reception.
  - If DMA transfers are required, the DCI TX/RX buffer must be set to a size of 1 word (i.e., BLEN<1:0> = 00).

#### 22.3.15 BUFFER ALIGNMENT WITH DATA FRAMES

There is no direct coupling between the position of the AGU Address Pointer and the data frame boundaries. This means that there will be an implied assignment of each transmit and receive buffer that is a function of the BLEN control bits and the number of enabled data slots via the TSE and RSE control bits.

As an example, assume that a 4-word data frame is chosen and that we want to transmit on all four time slots in the frame. This configuration would be established by setting the TSE0, TSE1, TSE2 and TSE3 control bits in the TSCON SFR. With this module setup, the TXBUF0 register would naturally be assigned to slot #0, the TXBUF1 register would naturally be assigned to slot #1, and so on.

Note: When more than four time slots are active within a data frame, the user code must keep track of which time slots are to be read/written at each interrupt. In some cases, the alignment between transmit/ receive buffers and their respective slot assignments could be lost. Examples of such cases include an emulation breakpoint or a hardware trap. In these situations, the user should poll the SLOT status bits to determine what data should be loaded into the buffer registers to resynchronize the software with the DCI module.

#### 22.3.16 TRANSMIT STATUS BITS

There are two transmit status bits in the DCISTAT SFR.

The TMPTY bit is set when the contents of the transmit buffer registers are transferred to the transmit shadow registers. The TMPTY bit may be polled in software to determine when the transmit buffer registers may be written. The TMPTY bit is cleared automatically by the hardware when a write to one of the four transmit buffers occurs.

The TUNF bit is read-only and indicates that a transmit underflow has occurred for at least one of the transmit buffer registers that is in use. The TUNF bit is set at the time the transmit buffer registers are transferred to the transmit shadow registers. The TUNF status bit is cleared automatically when the buffer register that underflowed is written by the CPU.

Note:	The transmit status bits only indicate							
	status for buffer locations that are used by							
	the module. If the buffer length is set to							
	less than four words, for example, the							
	unused buffer locations will not affect the							
	transmit status bits.							

#### 22.3.17 RECEIVE STATUS BITS

There are two receive status bits in the DCISTAT SFR.

The RFUL status bit is read-only and indicates that new data is available in the receive buffers. The RFUL bit is cleared automatically when all receive buffers in use have been read by the CPU.

The ROV status bit is read-only and indicates that a receive overflow has occurred for at least one of the receive buffer locations. A receive overflow occurs when the buffer location is not read by the CPU before new data is transferred from the shadow registers. The ROV status bit is cleared automatically when the buffer register that caused the overflow is read by the CPU.

When a receive overflow occurs for a specific buffer location, the old contents of the buffer are overwritten.

**Note:** The receive status bits only indicate status for buffer locations that are used by the module. If the buffer length is set to less than four words, for example, the unused buffer locations will not affect the transmit status bits.

#### 22.3.18 SLOT STATUS BITS

The SLOT<3:0> status bits in the DCISTAT SFR indicate the current active time slot. These bits will correspond to the value of the frame sync generator counter. The user may poll these status bits in software when a DCI interrupt occurs to determine what time slot data was last received and which time slot data should be loaded into the TXBUF registers.

#### 22.3.19 CSDO MODE BIT

The CSDOM control bit controls the behavior of the CSDO pin during unused transmit slots. A given transmit time slot is unused if it's corresponding TSEx bit in the TSCON SFR is cleared.

If the CSDOM bit is cleared (default), the CSDO pin will be low during unused time slot periods. This mode will be used when there are only two devices attached to the serial bus.

If the CSDOM bit is set, the CSDO pin will be tri-stated during unused time slot periods. This mode allows multiple devices to share the same CSDO line in a multi-channel application. Each device on the CSDO line is configured to only transmit data during specific time slots. No two devices will transmit data during the same time slot.

#### 22.3.20 DIGITAL LOOPBACK MODE

Digital Loopback mode is enabled by setting the DLOOP control bit in the DCICON1 SFR. When the DLOOP bit is set, the module internally connects the CSDO signal to CSDI. The actual data input on the CSDI I/O pin will be ignored in Digital Loopback mode.

#### 22.3.21 UNDERFLOW MODE CONTROL BIT

When an underflow occurs, one of two actions can occur, depending on the state of the Underflow mode (UNFM) control bit in the DCICON1 SFR. If the UNFM bit is cleared (default), the module will transmit '0's on the CSDO pin during the active time slot for the buffer location. In this operating mode, the Codec device attached to the DCI module will simply be fed digital 'silence'. If the UNFM control bit is set, the module will transmit the last data written to the buffer location. This operating mode permits the user to send continuous data to the Codec device without consuming CPU overhead.

## 22.4 DCI Module Interrupts

The frequency of DCI module interrupts is dependent on the BLEN<1:0> control bits in the DCICON2 SFR. An interrupt to the CPU is generated each time the set buffer length has been reached and a shadow register transfer takes place. A shadow register transfer is defined as the time when the previously written TXBUF values are transferred to the transmit shadow registers and new received values in the receive shadow registers are transferred into the RXBUF registers.

## 22.5 DCI Module Operation During CPU Sleep and Idle Modes

#### 22.5.1 DCI MODULE OPERATION DURING CPU SLEEP MODE

The DCI module has the ability to operate while in Sleep mode and wake the CPU when the CSCK signal is supplied by an external device (CSCKD = 1). The DCI module will generate an asynchronous interrupt when a DCI buffer transfer has completed and the CPU is in Sleep mode.

#### 22.5.2 DCI MODULE OPERATION DURING CPU IDLE MODE

If the DCISIDL control bit is cleared (default), the module will continue to operate normally even in Idle mode. If the DCISIDL bit is set, the module will halt when Idle mode is asserted.

## 22.6 AC-Link Mode Operation

The AC-Link protocol is a 256-bit frame with one 16-bit data slot, followed by twelve 20-bit data slots. The DCI module has two operating modes for the AC-Link protocol. These operating modes are selected by the COFSM<1:0> control bits in the DCICON1 SFR. The first AC-Link mode is called '16-bit AC-Link mode' and is selected by setting COFSM<1:0> = 10. The second AC-Link mode is called '20-bit AC-Link mode' and is selected by setting COFSM<1:0> = 11.

#### 22.6.1 16-BIT AC-LINK MODE

In the 16-bit AC-Link mode, data word lengths are restricted to 16 bits. Note that this restriction only affects the 20-bit data time slots of the AC-Link protocol. For received time slots, the incoming data is simply truncated to 16 bits. For outgoing time slots, the four Least Significant bits of the data word are set to '0' by the module. This truncation of the time slots limits the ADC and DAC data to 16 bits but permits proper data alignment in the TXBUF and RXBUF registers. Each RXBUF and TXBUF register will contain one data time slot value.

#### 22.6.2 20-BIT AC-LINK MODE

The 20-bit AC-Link mode allows all bits in the data time slots to be transmitted and received but does not maintain data alignment in the TXBUF and RXBUF registers.

The 20-bit AC-Link mode functions similar to the Multi-Channel mode of the DCI module, except for the duty cycle of the frame synchronization signal. The AC-Link frame synchronization signal should remain high for 16 CSCK cycles and should be low for the following 240 cycles.

The 20-bit mode treats each 256-bit AC-Link frame as sixteen, 16-bit time slots. In the 20-bit AC-Link mode, the module operates as if COFSG<3:0> = 1111 and WS<3:0> = 1111. The data alignment for 20-bit data slots is ignored. For example, an entire AC-Link data frame can be transmitted and received in a packed fashion by setting all bits in the TSCON and RSCON SFRs. Since the total available buffer length is 64 bits, it would take 4 consecutive interrupts to transfer the AC-Link frame. The application software must keep track of the current AC-Link frame segment.

## 22.7 I<sup>2</sup>S Mode Operation

The DCI module is configured for  $I^2S$  mode by writing a value of '01' to the COFSM<1:0> control bits in the DCICON1 SFR. When operating in the  $I^2S$  mode, the DCI module will generate frame synchronization signals with a 50% duty cycle. Each edge of the frame synchronization signal marks the boundary of a new data word transfer.

The user must also select the frame length and data word size using the COFSG and WS control bits in the DCICON2 SFR.

#### 22.7.1 I<sup>2</sup>S FRAME AND DATA WORD LENGTH SELECTION

The WS and COFSG control bits are set to produce the period for one half of an  $I^2S$  data frame. That is, the frame length is the total number of CSCK cycles required for a left or right data word transfer.

The BLEN bits must be set for the desired buffer length. Setting BLEN<1:0> = 01 will produce a CPU interrupt, once per  $I^2S$  frame.

## 22.7.2 I<sup>2</sup>S DATA JUSTIFICATION

As per the I<sup>2</sup>S specification, a data word transfer will, by default, begin one CSCK cycle after a transition of the WS signal. A 'Most Significant bit left justified' option can be selected using the DJST control bit in the DCICON1 SFR.

If DJST = 1, the  $I^2S$  data transfers will be MSb left justified. The MSb of the data word will be presented on the CSDO pin during the same CSCK cycle as the rising or falling edge of the COFS signal. The CSDO pin is tri-stated after the data word has been sent.

R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
DCIEN		DCISIDL	—	DLOOP	CSCKD	CSCKE	COFSD			
bit 15							bit			
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0			
UNFM	CSDOM	DJST	_		_		M<1:0>			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set '0' = Bit is cleared			ared	x = Bit is unknown				
bit 15		Module Enable	hit							
DIC 15			DIL							
		1 = Module is enabled 0 = Module is disabled								
bit 14	Reserved: R	ead as '0'								
bit 13	DCISIDL: DC	CI Stop in Idle C	ontrol bit							
		1 = Module will halt in CPU Idle mode								
		vill continue to o	perate in CP	'U Idle mode						
bit 12	Reserved: R									
bit 11	DLOOP: Digital Loopback Mode Control bit									
	•	<ul> <li>1 = Digital Loopback mode is enabled. CSDI and CSDO pins internally connected.</li> <li>0 = Digital Loopback mode is disabled</li> </ul>								
bit 10	-	-		bit						
	1 = CSCK pir	CSCKD: Sample Clock Direction Control bit 1 = CSCK pin is an input when DCI module is enabled 0 = CSCK pin is an output when DCI module is enabled								
bit 9	CSCKE: San	nple Clock Edge	Control bit							
		nges on serial c nges on serial c								
bit 8	COFSD: Fran	COFSD: Frame Synchronization Direction Control bit								
		1 = COFS pin is an input when DCI module is enabled								
	-	n is an output w	hen DCI moo	dule is enabled						
bit 7	<b>UNFM:</b> Underflow Mode bit 1 = Transmit last value written to the transmit registers on a transmit underflow 0 = Transmit '0's on a transmit underflow									
bit 6										
bit 0	<b>CSDOM:</b> Serial Data Output Mode bit 1 = CSDO pin will be tri-stated during disabled transmit time slots 0 = CSDO pin drives '0's during disabled transmit time slots									
bit 5		ata Justification								
bit o	<ul> <li>1 = Data transmission/reception is begun during the same serial clock cycle as the frame synchronization pulse</li> </ul>									
	0 = Data transmission/reception is begun one serial clock cycle after frame synchronization pulse									
bit 4-2	Reserved: R	ead as '0'								
bit 1-0	COFSM<1:0	>: Frame Sync	Mode bits							
	11 = 20-bit A									
	10 = 16-bit A	C-Link mode ne Sync mode								
	> Fran									

# dsPIC33F

#### REGISTER 22-2: DCICON2: DCI CONTROL REGISTER 2 U-0 U-0 U-0 U-0 R/W-0 R/W-0 U-0 R/W-0 BLEN<1:0> COFSG3 \_ \_ \_\_\_\_ bit 15 bit 8 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 COFSG<2:0> WS<3:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared '1' = Bit is set x = Bit is unknown bit 15-12 Reserved: Read as '0' bit 11-10 BLEN<1:0>: Buffer Length Control bits 11 = Four data words will be buffered between interrupts 10 = Three data words will be buffered between interrupts 01 = Two data words will be buffered between interrupts 00 = One data word will be buffered between interrupts bit 9 Reserved: Read as '0' bit 8-5 COFSG<3:0>: Frame Sync Generator Control bits 1111 = Data frame has 16 words ... 0010 = Data frame has 3 words 0001 = Data frame has 2 words 0000 = Data frame has 1 word Reserved: Read as '0' bit 4 bit 3-0 WS<3:0>: DCI Data Word Size bits 1111 = Data word size is 16 bits • • • 0100 = Data word size is 5 bits 0011 = Data word size is 4 bits 0010 = Invalid Selection. Do not use. Unexpected results may occur. 0001 = Invalid Selection. Do not use. Unexpected results may occur. 0000 = Invalid Selection. Do not use. Unexpected results may occur.

## REGISTER 22-3: DCICON3: DCI CONTROL REGISTER 3

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	—	—	BCG<11:8>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BCG<7:0>									
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			

bit 15-12 Reserved: Read as '0'

bit 11-0 BCG<11:0>: DCI bit Clock Generator Control bits

# REGISTER 22-4: DCISTAT: DCI STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0					
_	—	—		SLOT<3:0>								
bit 15							bit 8					
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0					
_	_	_	_	ROV	RFUL	TUNF	TMPTY					
bit 7							bit (					
Legend:												
R = Readab	le bit	W = Writable I	oit	U = Unimpler	nented bit, read	1 as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown					
bit 15-12	Reserved: Re											
bit 11-8	SLOT<3:0>: DCI Slot Status bits											
	1111 = Slot #15 is currently active											
	0010 = Slot #2 is currently active											
	0001 = Slot #1 is currently active											
	0000 = Slot #	0 is currently a	ctive									
bit 7-4	Reserved: Re	ead as '0'										
bit 3		Overflow State										
	1 = A receive overflow has occurred for at least one receive register											
	0 = A receive overflow has not occurred											
bit 2	RFUL: Receive Buffer Full Status bit											
	<ul> <li>1 = New data is available in the receive registers</li> <li>0 = The receive registers have old data</li> </ul>											
bit 1	TUNE: Transmit Buffer Underflow Status bit											
bit 1	1 = A transmit underflow has occurred for at least one transmit register											
	1 = A transmit underflow has occurred 0 = A transmit underflow has not occurred											
bit 0	TMPTY: Trans	smit Buffer Em	oty Status bit									
		-	-									
		<ul> <li>1 = The transmit registers are empty</li> <li>0 = The transmit registers are not empty</li> </ul>										

## REGISTER 22-5: RSCON: DCI RECEIVE SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RSE7	RSE6	RSE5	RSE4	RSE3	RSE2	RSE1	RSE0

bit 7

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 RSE<15:0>: Receive Slot Enable bits

1 = CSDI data is received during the individual time slot n

0 = CSDI data is ignored during the individual time slot n

#### REGISTER 22-6: TSCON: DCI TRANSMIT SLOT CONTROL REGISTER

TSE15         TSE14         TSE13         TSE12         TSE11         TSE10         TSE9         TS           bit 15         R/W-0         R/W-0<								
bit 15 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/ TSE7 TSE6 TSE5 TSE4 TSE3 TSE2 TSE1 TS bit 7	R/W-0							
R/W-0         R/W-0 <th< td=""><td>TSE15</td><td>TSE14</td><td>TSE13</td><td>TSE12</td><td>TSE11</td><td>TSE10</td><td>TSE9</td><td>TSE8</td></th<>	TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8
TSE7 TSE6 TSE5 TSE4 TSE3 TSE2 TSE1 TS bit 7	15					•		bit 8
TSE7 TSE6 TSE5 TSE4 TSE3 TSE2 TSE1 TS bit 7								
bit 7	R/W-0							
	TSE7	TSE6	TSE5	TSE4	TSE3	TSE2	TSE1	TSE0
Legend:	7			•	•			bit 0
Legend:								
	gend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

TSE<15:0>: Transmit Slot Enable Control bits

1 = Transmit buffer contents are sent during the individual time slot n

0 = CSDO pin is tri-stated or driven to logic '0', during the individual time slot, depending on the state of the CSDOM bit

bit 0

# 23.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC30F Family Reference Manual" (DS70046).

The dsPIC33F devices have up to 32 ADC input channels. These devices also have up to 2 ADC modules (ADCx, where 'x' = 1 or 2), each with its own set of Special Function Registers.

The AD12B bit (ADxCON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

# 23.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 32 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only 1 sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 32 analog input pins, designated AN0 through AN31. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration will depend on the specific device. Refer to the device data sheet for further details.

A block diagram of the ADC is shown in Figure 23-1.

## 23.2 ADC Initialization

The following configuration steps should be performed.

- 1. Configure the ADC module:
  - a) Select port pins as analog inputs (ADxPCFGH<15:0> or ADxPCFGL<15:0>)
  - b) Select voltage reference source to match expected range on analog inputs (ADxCON2<15:13>)
  - c) Select the analog conversion clock to match desired data rate with processor clock (ADxCON3<5:0>)
  - d) Determine how many S/H channels will be used (ADxCON2<9:8> and ADxPCFGH<15:0> or ADxPCFGL<15:0>)
  - e) Select the appropriate sample/conversion sequence (ADxCON1<7:5> and ADxCON3<12:8>)
  - f) Select how conversion results are presented in the buffer (ADxCON1<9:8>)
  - g) Turn on ADC module (ADxCON1<15>)
- 2. Configure ADC interrupt (if required):
  - a) Clear the ADxIF bit
  - b) Select ADC interrupt priority


# 23.3 ADC and DMA

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. Both ADC1 and ADC2 can trigger a DMA data transfer. If ADC1 or ADC2 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF or AD2IF bit gets set as a result of an ADC1 or ADC2 sample conversion sequence.

The SMPI<3:0> bits (ADxCON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.


The ADDMABM bit (ADxCON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.

- Note 1: The ADDMABM bit is not present in devices marked "PS". Instead, these devices contain an ADDMAEN bit which can be set to enable DMA data transfers.
  - 2: Devices marked "PS" contain a 16-word result buffer (ADCxBUF0-ADCxBUFF). The SMPI bits define the number of sample conversion sequences per interrupt.






#### EQUATION 23-1: ADC CONVERSION CLOCK PERIOD



## FIGURE 23-2: ADC TRANSFER FUNCTION (10-BIT EXAMPLE)



## REGISTER 23-1: ADxCON1: ADCx CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
ADON		ADSIDL	ADDMABM	—	AD12B	FORM	1<1:0>				
bit 15		•	•	•		•	bit 8				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0				
1000 0	10000	1000 0		1010 0	10,00 0	HC,HS	HC, HS				
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	CONV				
bit 7							bit 0				
Legend:		HC = Cleared	by hardware	HS = Set by	hardware						
R = Readable	e bit	W = Writable	-	-	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	ADON: ADC	Operating Mod	e bit								
		dule is operatin									
	0 = ADC is of		0								
bit 14	Unimplemen	ted: Read as '	0'								
bit 13	ADSIDL: Stop	o in Idle Mode I	oit								
			eration when de		lle mode						
1:: 40	0 = Continue module operation in Idle mode										
bit 12	ADDMABM: DMA Buffer Build Mode bit 1 = DMA buffers are written in the order of conversion. The module will provide an address to the DM/										
	channel that is the same as the address used for the non-DMA stand-alone buffer.										
					module will pro g input and the						
bit 11	Unimplemen	ted: Read as '	0'								
bit 10	AD12B: 10-bi	t or 12-bit Ope	ration Mode bit	t							
		channel ADC o channel ADC o									
bit 9-8	FORM<1:0>:	Data Output F	ormat bits								
	For 10-bit ope										
			F=sddd dddo Id dddd dd00		, where $s = .N0$	OT.d<9>)					
					vhere s = .NOT	.d<9>)					
	-		00dd dddd d			,					
	For 12-bit ope										
					, where $s = .N$	01.d<11>)					
	10 = Fractional (Dout = dddd  dddd  dddd  0000) 01 = Signed Integer (Dout = ssss  sddd  dddd  dddd, where s = .NOT.d<11>)										
	00 = Integer (	DOUT = 0000	dddd dddd d	lddd)							
bit 7-5	SSRC<2:0>: Sample Clock Source Select bits										
			s sampling and	starts convers	sion (auto-conv	ert)					
	110 = Reser 101 = Reser										
	100 = Reser										
			sampling and								
			nds sampling a NTx nin ends s		ersion starts conversio	n					
	001 = Active 000 = Cleari										

# REGISTER 23-1: ADxCON1: ADCx CONTROL REGISTER 1 (CONTINUED)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x) When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01)
	0 = Samples multiple channels individually in sequence
bit 2	ASAM: ADC Sample Auto-Start bit
	<ul> <li>1 = Sampling begins immediately after last conversion. SAMP bit is auto-set.</li> <li>0 = Sampling begins when SAMP bit is set</li> </ul>
bit 1	SAMP: ADC Sample Enable bit
	<ul> <li>1 = ADC sample/hold amplifiers are sampling</li> <li>0 = ADC sample/hold amplifiers are holding</li> <li>If ASAM = 0, software may write '1' to begin sampling. Automatically set by hardware if ASAM = 1.</li> <li>If SSRC = 000, software may write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.</li> </ul>
bit 0	CONV: ADC Conversion Status bit
	<ul> <li>1 = ADC conversion cycle is completed.</li> <li>0 = ADC conversion not started or in progress</li> <li>Automatically set by hardware when ADC conversion is complete. Software may write '0' to clear</li> <li>CONV status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in</li> </ul>

progress. Automatically cleared by hardware at start of a new conversion.

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
ADON		ADSIDL	ADDMAEM	_	AD12B	FORM	1<1:0>				
bit 15		•					bit				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0 HC,HS	R/C-0 HC, HS				
	SSRC<2:0>			SIMSAM	ASAM	SAMP	CONV				
bit 7							bit				
Legend:		HC = Cleared	l by hardware	HS = Set by h	nardware						
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	ADON: ADC	Operating Mo	de bit								
	1 = ADC mo	ADON: ADC Operating Mode bit 1 = ADC module is operating 0 = ADC is off									
bit 14	Unimplemen	ted: Read as	ʻ0'								
bit 13	ADSIDL: Stop in Idle Mode bit										
			eration when determined		le mode						
bit 12	ADDMAEM: DMA Transfer Enable bit										
		a transfers are a transfers are									
bit 11	Unimplemen	ted: Read as	ʻ0'								
bit 10	<b>AD12B:</b> 10-b	it or 12-bit Ope	eration Mode bi	t							
		-channel ADC channel ADC	•								
bit 9-8	FORM<1:0>:	Data Output F	ormat bits								
		ractional (Dou	IT = sddd dddo dd dddd dd00		, where $s = .N$	OT.d<9>)					
	01 = Signed integer (Dout = ssss sssd dddd dddd, where s = .NOT.d<9>) 00 = Integer (Dout = 0000 00dd dddd dddd)										
	10 = Fraction 01 = Signed I	ractional (Dou al (Dout = dde Integer (Dout =	T = sddd dddo dd dddd dddo = ssss sddd	1 0000) dddd dddd, <b>v</b>		-					
	00 = Integer (DOUT = 0000 dddd dddd dddd)										
bit 7-5	SSRC<2:0>: Sample Clock Source Select bits										
	<ul> <li>111 = Internal counter ends sampling and starts conversion (auto-convert)</li> <li>110 = Reserved</li> </ul>										
	101 = Reset										
	100 = Resen		s sampling and	starts convers	ion						
	010 = GP tir	mer compare e	ends sampling a	ind starts conv	ersion						
			INTx pin ends s			n					
L:L 4		÷ .	ends sampling	and starts con	version						
bit 4	Unimplemen	red: Read as	0.								

# REGISTER 23-2: ADxCON1: ADCx CONTROL REGISTER 1 (FOR DEVICES MARKED "PS")

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)
	<ul> <li>When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0'</li> <li>1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS&lt;1:0&gt; = 1x); or Samples CH0 and CH1 simultaneously (when CHPS&lt;1:0&gt; = 01)</li> <li>0 = Samples multiple channels individually in sequence</li> </ul>
bit 2	ASAM: ADC Sample Auto-Start bit
	<ul> <li>1 = Sampling begins immediately after last conversion. SAMP bit is auto-set.</li> <li>0 = Sampling begins when SAMP bit is set</li> </ul>
bit 1	SAMP: ADC Sample Enable bit
	<ul> <li>1 = ADC sample/hold amplifiers are sampling</li> <li>0 = ADC sample/hold amplifiers are holding</li> <li>If ASAM = 0, software may write '1' to begin sampling. Automatically set by hardware if ASAM = 1.</li> <li>If SSRC = 000, software may write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.</li> </ul>
bit 0	CONV: ADC Conversion Status bit
	<ul> <li>1 = ADC conversion cycle is completed.</li> <li>0 = ADC conversion not started or in progress</li> <li>Automatically set by hardware when ADC conversion is complete. Software may write '0' to clear</li> <li>CONV status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in</li> </ul>

progress. Automatically cleared by hardware at start of a new conversion.

#### REGISTER 23-3: ADxCON2: ADCx CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	VCFG<2:0>			—	CSCNA	CHPS	<1:0>		
bit 15							bit 8		
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BUFS			SMPI	<3:0>		BUFM	ALTS		
bit 7							bit (		
Legend:									
R = Readable	e bit	W = Writable	e bit	U = Unimple	emented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cl		x = Bit is unkr	nown		
bit 15-13	VCFG<2:0>:	Converter Vo	Itage Reference	Configuration	n bits				
	A	ADREF+	ADREF-						
	000	Avdd	Avss						
	001 Exte	ernal VREF+	Avss						
	010	Avdd	External VREF-						
	011 Exte	ernal VREF+	External VREF-						
	1xx	Avdd	Avss						
bit 12-11	Unimplemen	ted: Read as	<b>'</b> 0 <b>'</b>						
bit 10	CSCNA: Scan Input Selections for CH0+ during Sample A bit								
	1 = Scan inputs								
	0 = Do not so	can inputs							
bit 9-8	CHPS<1:0>:	Selects Char	nels Utilized bits	6					
	When AD12	3 = 1, CHPS<	:1:0> is: U-0, Ur	nimplemente	d, Read as '0'				
			CH2 and CH3						
		ts CH0 and C	H1						
hit 7	00 = Conver								
bit 7			: (only valid when		aaaaa data in O	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~			
	<ul> <li>1 = ADC is currently filling buffer 0x8-0xF, user should access data in 0x0-0x7</li> <li>0 = ADC is currently filling buffer 0x0-0x7, user should access data in 0x8-0xF</li> </ul>								
bit 6	Unimplemen								
bit 5-2	SMPI<3:0>: 3	Selects Increr	nent Rate for DN	A Addresses	s bits				
			1A address after			nple/conversior	operation		
			1A address after						
	•••				-				
			1A address after 1A address after		•		•		
bit 1	BUFM: Buffe	r Fill Mode Se	elect bit						
			ddress 0x0 on fi ffer at address 0		nd 0x8 on next i	nterrupt			
bit 0	-	-	ple Mode Selec						
		-	-		mole and Sampl	e B on novt co	mnle		
			lects for Sample nput selects for		npie and Sample	e d on next sal	ырые		
			1						

# REGISTER 23-4: ADxCON2: ADCx CONTROL REGISTER 2 (FOR DEVICES MARKED "PS")

R/W-0	R/W·	-0 R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
	VCFG<	2:0>		—	CSCNA	CHPS	<1:0>			
bit 15					•		bit			
R-0	U-C	) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
BUFS	_			PI<3:0>		BUFM	ALTS			
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writat	ole bit	U = Unimple	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is	set	'0' = Bit is cle	eared	x = Bit is unkn	iown			
bit 15-13	VCFG<	2:0>: Converter V	-	e Configuration	bits					
		ADREF+	ADREF-							
	000	AVDD External VREF+	Avss							
	001	AVDD	Avss External VREF-							
	010	External VREF+	External VREF-							
	1xx	AVDD	Avss							
bit 12-11	Unimple	emented: Read a	<b>is</b> '0'							
bit 10	CSCNA: Scan Input Selections for CH0+ during Sample A bit									
	1 = Scan inputs									
	0 = Do not scan inputs									
bit 9-8	CHPS<1:0>: Selects Channels Utilized bits									
	1x = C $01 = C$	<b>D12B = 1, CHPS</b> onverts CH0, CH <sup>2</sup> onverts CH0 and onverts CH0	1, CH2 and CH3	nimplemented	I, Read as '0'					
bit 7	BUFS: Buffer Fill Status bit (only valid when BUFM = 1)									
	<ul> <li>1 = ADC is currently filling buffer 0x8-0xF, user should access data in 0x0-0x7</li> <li>0 = ADC is currently filling buffer 0x0-0x7, user should access data in 0x8-0xF</li> </ul>									
bit 6	Unimple	emented: Read a	<b>as</b> '0'							
bit 5-2	SMPI<3:0>: Selects Number of Samples per Interrupt bits									
	<ul> <li>1111 = Interrupts at the completion of conversion for every 16th sample</li> <li>1110 = Interrupts at the completion of conversion for every 15th sample</li> </ul>									
		Interrupts at the of Interrupts at the of			•					
bit 1		Buffer Fill Mode S								
		rts buffer filling at ays starts filling b			nd 0x8 on next i	nterrupt				
bit 0	ALTS: A	Alternate Input Sa	mple Mode Seled	ct bit						
		es channel input s	-		onle and Sample	- R on next san	مام			

## REGISTER 23-5: ADxCON3: ADCx CONTROL REGISTER 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
0-0	0-0	0-0	K/VV-U	R/W-0	SAMC<4:0>		R/W-U			
		—			SAIVIC<4.02	•	hit (			
bit 15							bit 8			
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ADRC			ADCS<5:0>							
bit 7							bit (			
Legend:										
R = Readabl	le bit	W = Writable bit	t	U = Unimpler	nented bit, rea	ad as '0'				
-n = Value at	n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$						
bit 15-13	Unimpleme	ented: Read as '0'								
bit 12-8	SAMC<4:0>: Auto Sample Time bits									
	11111 = <b>31</b> TAD									
	•••									
	00001 = 1 00000 = 0									
bit 7	ADRC: AD	ADRC: ADC Conversion Clock Source bit								
	1 = ADC int	ternal RC clock								
	0 = Clock d	lerived from system	l clock							
bit 6	Unimpleme	ented: Read as '0'								
bit 5-0	ADCS<5:0:	>: ADC Conversion	Clock Sele	ct bits						
	111111 = 1	$111111 = \text{TCY}/2 \cdot (\text{ADCS} < 7:0 > + 1) = 64 \cdot \text{TCY}/2 = \text{TAD}$								
	•••									
		Тсү/2 · (ADCS<7:0	,							
		Гсу/2 · (ADCS<7:0								
	000000 = 1	Гсү/2 · (ADCS<7:0	> + 1) = 1 ·	ICY/2 = IAD						

## REGISTER 23-6: ADxCON4: ADCx CONTROL REGISTER 4<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—		—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	_	—		DMABL<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplei	mented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			nown
bit 15-3	Unimplemen	ted: Read as 'o	,				
bit 2-0	DMABL<2:0>	Selects Numb	per of DMA Bu	Iffer Locations	per Analog Inp	ut bits	
		te e 100			4		

- 111 = Allocates 128 words of buffer to each analog input
- 110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

001 = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

Note 1: This register is not present in devices marked "PS".

© 2006 Microchip Technology Inc.

REGISTER 23-7:	ADxCHS123: ADCx INPUT CHANNEL 1, 2, 3 SELECT REGISTER
----------------	---

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
_		—	_		CH1231	VB<1:0>	CH123SB			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	D/M/ O	R/W-0	R/W-0			
0-0	0-0	0-0	0-0	0-0	R/W-0	NA<1:0>	CH123SA			
 bit 7		_		_	011231	NAC1.02	bit 0			
Legend:										
R = Readab	le bit	W = Writable b	bit	U = Unimplei	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unl	known			
bit 15-11 bit 10-9	CH123NB<1: When AD12E	<ul> <li>ited: Read as '0</li> <li>:0&gt;: Channel 1,</li> <li>3 = 1, CHxNB is pative input is A</li> </ul>	2, 3 Negative s: U-0, Unimp	plemented, Re	ad as '0'		N11			
	11 = CH1 neg	gative input is A gative input is A	N9, CH2 neg	ative input is A	N10, CH3 nega					
		H2, CH3 negativ	-							
bit 8		CH123SB: Channel 1, 2, 3 Positive Input Select for Sample B bit When AD12B = 1, CHxSA is: U-0, Unimplemented, Read as '0'								
	1 = CH1 posi	<b>3 = 1, CHxSA is</b> tive input is AN3 tive input is AN0	3, CH2 positiv	e input is AN4,	CH3 positive i					
bit 7-3	Unimplemen	ted: Read as 'o	,							
bit 2-1	CH123NA<1:	: <b>0&gt;:</b> Channel 1,	2, 3 Negative	Input Select fo	or Sample A bit	s				
	11 = CH1 neg 10 = CH1 neg	<b>B = 1, CHxNA is</b> gative input is A gative input is A H2, CH3 negativ	N9, CH2 neg N6, CH2 neg	ative input is Al ative input is Al	N10, CH3 nega					
bit 0		hannel 1, 2, 3 P	•							
		B = 1, CHxSA is				noutio ANG				
		tive input is AN3 tive input is AN0								

#### REGISTER 23-8: ADxCHS0: ADCx INPUT CHANNEL 0 SELECT REGISTER

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CH0NB		—	CH0SB<4:0>						
bit 15		•					bit 8		
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CH0NA					CH0SA<4:0>				
bit 7							bit (		
Legend:									
R = Readab		W = Writable		-	nented bit, read				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 14-13 bit 12-8	CH0SB<4:0>	ted: Read as ' : Channel 0 Pc on as bit<4:0>.		lect for Sample	e B bits				
bit 7	1 = Channel (	nnel 0 Negative ) negative inpu ) negative inpu	t is AN1	or Sample A b	it				
bit 6-5		ted: Read as '							
bit 4-0	11111 = Cha 11110 = Cha ••• 00010 = Cha	: Channel 0 Pc nnel 0 positive nnel 0 positive nnel 0 positive nnel 0 positive	input is AN31 input is AN30 input is AN2 input is AN1	lect for Sample	e A bits				

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24
bit 15			•				bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16
bit 7		•	•	•			bit 0
bit 7							
Legend:							

#### REGISTER 23-9: ADxCSSH: ADCx INPUT SCAN SELECT REGISTER HIGH<sup>(1)</sup>

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSS<31:16>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

**Note 1:** On devices without 32 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert ADREF.

#### REGISTER 23-10: ADxCSSL: ADCx INPUT SCAN SELECT REGISTER LOW<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7							bit 0

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSS<15:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

**Note 1:** On devices without 16 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert ADREF.

bit 0

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG31 | PCFG30 | PCFG29 | PCFG28 | PCFG27 | PCFG26 | PCFG25 | PCFG24 |
| bit 15 |        |        |        |        |        |        | bit 8  |
|        |        |        |        |        |        |        |        |
| R/W-0  |
| PCFG23 | PCFG22 | PCFG21 | PCFG20 | PCFG19 | PCFG18 | PCFG17 | PCFG16 |

#### REGISTER 23-11: ADxPCFGH: ADCx PORT CONFIGURATION REGISTER HIGH<sup>(1)</sup>

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

bit 7

PCFG<31:16>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note 1: On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.

#### REGISTER 23-12: ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

PCFG<15:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note 1: On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.

NOTES:

# 24.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of this group of dsPIC33F devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC30F Family Reference Manual" (DS70046).

dsPIC33F devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit Emulation

### 24.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The device Configuration register map is shown in Table 24-1.

The individual Configuration bit descriptions for the RESERVED1, RESERVED2, FGS, FOSCSEL, FOSC, FWDT, FPOR and FICD Configuration registers are shown in Table 24-2.

Note that address F80000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (0x800000-0xFFFFF) which can only be accessed using table reads and table writes.

The upper byte of all device Configuration registers should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF8000	RESERVED1	Reserved <sup>(2)</sup>							
0xF8002	RESERVED2				Reserved	j(2)			
0xF8004	FGS	F	Reserved <sup>(2</sup>	2)	Reserved <sup>(3)</sup>	Rese	rved <sup>(2)</sup>	GCP	GWRP
0xF8006	FOSCSEL	Reserved <sup>(2)</sup>		Rese	erved <sup>(3)</sup>	FNC	FNOSC<2:0>		
0xF8008	FOSC	FCKSM-	<1:0>		Reserved <sup>(2)</sup>		OSCIOFNC	POSCN	1D<1:0>
0xF800A	FWDT	FWDTEN	WINDIS	Reserved <sup>(2)</sup>	WDTPRE		WDTPOST<	<3:0>	
0xF800C	FPOR	PWMPIN <sup>(1)</sup>	HPOL <sup>(1)</sup>	LPOL <sup>(1)</sup>	Reserved <sup>(2)</sup>	PWRTEN	FPW	/RT<2:0>	>
0xF800E	Reserved				Reserved	j(2)			
0xF8010	FUID0				User Unit ID	Byte 0			
0xF8012	FUID1	User Unit ID Byte 1							
0xF8014	FUID2		User Unit ID Byte 2						
0xF8016	FUID3		User Unit ID Byte 3						

#### TABLE 24-1: DEVICE CONFIGURATION REGISTER MAP

**Note 1:** On the dsPIC33F General Purpose Family devices (dsPIC33FJXXXGPXXX), these bits are reserved (read as '1' and must be programmed as '1').

**2:** These reserved bits read as '1' and must be programmed as '1'.

**3:** These reserved bits are read as '1' and must be programmed as '1'. For devices marked "PS", these bits are read as '0' and must be programmed as '0'.

#### TABLE 24-2: dsPIC33F CONFIGURATION BITS DESCRIPTION

Bit Field	Register	Description
GCP	FGS	General Segment Code-Protect bit 1 = User program memory is not code-protected 0 = User program memory is code-protected
GWRP	FGS	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 100 = Reserved 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	<ul> <li>Watchdog Timer Enable bit</li> <li>1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.)</li> <li>0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)</li> </ul>
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Watchdog Timer Postscaler bit 1 = 1:128 0 = 1:32
WDTPOST	FWDT	Watchdog Timer Prescaler bits 1111 = 1:32,768 1110 = 1:16,384 0001 = 1:2 0000 = 1:1
PWMPIN	FPOR	<ul> <li>Motor Control PWM Module Pin Mode bit</li> <li>1 = PWM module pins controlled by PORT register at device Reset (tri-stated)</li> <li>0 = PWM module pins controlled by PWM module at device Reset (configured as output pins)</li> </ul>
HPOL	FPOR	Motor Control PWM High Side Polarity bit 1 = PWM module high side output pins have active-high output polarity 0 = PWM module high side output pins have active-low output polarity

Bit Field	Register	Description
LPOL	FPOR	Motor Control PWM Low Side Polarity bit 1 = PWM module low side output pins have active-high output polarity 0 = PWM module low side output pins have active-low output polarity
PWRTEN	FPOR	Power-on Reset Timer Enable bit 1 = Power-on Reset Timer (PWRT) disabled 0 = Power-on Reset Timer (PWRT) enabled
FPWRT<2:0>	FPOR	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = 1 ms
Reserved	RESERVED1, RESERVED2, FOSC, FWDT, FPOR, FICD	Reserved (either read as '1' and write as '1', or read as '0' and write as '0')
—	FGS, FOSCSEL	Unimplemented (read as '0', write as '0')

#### TABLE 24-2: dsPIC33F CONFIGURATION BITS DESCRIPTION (CONTINUED)

## 24.2 On-Chip Voltage Regulator

All of the dsPIC33F devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33F family incorporate an on-chip regulator that allows the device to run its core logic from VDD.


The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR capacitor (such as tantalum) must be connected to the VDDCORE/VCAP pin (Figure 24-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in

TABLE 27-11: "Internal Voltage Regulator Specifications" located in Section 27.1 "DC Characteristics".

On a POR, it takes approximately 20  $\mu$ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

# FIGURE 24-1:

#### CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR<sup>(1)</sup>



# 24.3 Watchdog Timer (WDT)

For dsPIC33F devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TwDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) will need to be cleared in software after the device wakes up.


The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note:	The CI	LRWDT an	d PWRSAV	instructions
	clear th	e prescale	r and posts	scaler counts
	when ex	xecuted.		

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.



#### FIGURE 24-2: WDT BLOCK DIAGRAM

## 24.4 JTAG Interface

dsPIC33F devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on the interface will be provided in future revisions of the document.

## 24.5 Code Protection

For all devices in the dsPIC33F family of devices, the on-chip program memory space is treated as a single block. Code protection for this block is controlled by a pair of Configuration bits, GCP and GWRP. These bits inhibit program memory reads and writes, respectively.

## 24.6 In-Circuit Serial Programming

dsPIC33F family digital signal controllers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming sequence. This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware, to be programmed. Please refer to the "*dsPIC33F Flash Programming Specification*" (DS70152) document for details about ICSP.

Any 1 out of 3 pairs of programming clock/data pins may be used:

- PGC1/EMUC1 and PGD1/EMUD1
- PGC2/EMUC2 and PGD2/EMUD2
- PGC3/EMUC3 and PGD3/EMUD3

Devices marked "PS" contain only 1 pair of programming pins: PGC/EMUC and PGD/EMUD.

## 24.7 In-Circuit Debugger

When MPLAB<sup>®</sup> ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the EMUCx (Emulation/Debug Clock) and EMUDx (Emulation/Debug Data) pin functions.

Any 1 out of 3 pairs of debugging clock/data pins may be used:

- PGC1/EMUC1 and PGD1/EMUD1
- PGC2/EMUC2 and PGD2/EMUD2
- PGC3/EMUC3 and PGD3/EMUD3

Devices marked "PS" contain 4 pairs of alternate debugging pins:

- PGC/EMUC and PGD/EMUD
- EMUC1 and EMUD1
- EMUC2 and EMUD2
- EMUC3 and EMUD3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS, PGC, PGD and the EMUDx/EMUCx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins. NOTES:

# 25.0 INSTRUCTION SET SUMMARY

Note:	This data sheet summarizes the features
	of this group of dsPIC33F devices. It is not
	intended to be a comprehensive reference
	source. To complement the information in
	this data sheet, refer to the "dsPIC30F
	Family Reference Manual" (DS70046).

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- Literal operations
- DSP operations
- Control operations

Table 25-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 25-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions may use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and may include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"dsPIC30F/33F Programmer's Reference Manual"* (DS70157).

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal $\in \{015\}$
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'
None	Field does not require an entry, may be blank
OA, OB, SA, SB	DSP Status bits: AccA Overflow, AccB Overflow, AccA Saturate, AccB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)

## TABLE 25-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers $\in$ {W0W15}
Wns	One of 16 source working registers $\in$ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space prefetch address register for DSP instructions ∈ {[W8]+ = 6, [W8]+ = 4, [W8]+ = 2, [W8], [W8]- = 6, [W8]- = 4, [W8]- = 2, [W9]+ = 6, [W9]+ = 4, [W9]+ = 2, [W9], [W9]- = 6, [W9]- = 4, [W9]- = 2, [W9 + W12], none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
Wy	Y data space prefetch address register for DSP instructions ∈ {[W10]+ = 6, [W10]+ = 4, [W10]+ = 2, [W10], [W10]- = 6, [W10]- = 4, [W10]- = 2, [W11]+ = 6, [W11]+ = 4, [W11]+ = 2, [W11], [W11]- = 6, [W11]- = 4, [W11]- = 2, [W11 + W12], none}
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}

# TABLE 25-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

# dsPIC33F

#### TABLE 25-2: INSTRUCTION SET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
5	DOLK	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	,	Branch if Carry	1	-	None
0	DINA	BRA	C,Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GE,Expr		1	1 (2)	
		BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (2)	None
			GT,Expr	Branch if greater than	-	1 (2)	None
		BRA	GTU,Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU,Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN,Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV,Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA,Expr	Branch if Accumulator A overflow	1	1 (2)	None
		BRA	OB,Expr	Branch if Accumulator B overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA,Expr	Branch if Accumulator A saturated	1	1 (2)	None
		BRA	SB,Expr	Branch if Accumulator B saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None

TABL	E 25-2:	INSTRU	JCTION SET OVERVII	EW (CONTINUED)			
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	СОМ	СОМ	f	$f = \overline{f}$	1	1	N,Z
.,	00101	СОМ	f,WREG	WREG = $\overline{f}$	1	1	
			,	WREG = 1 $Wd = \overline{Ws}$			N,Z
40	СР	COM	Ws,Wd		1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
	0.00	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CP1	CP1	f	Compare f with 0xFFFF	1	1	C,DC,N,OV,Z
		CP1	Ws	Compare Ws with 0xFFFF	1	1	C,DC,N,OV,Z
21	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		СРВ	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$	1	1	C,DC,N,OV,Z
22	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
23	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
24	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
25	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
26	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
27	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f - 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
28	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f - 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
29	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None

## TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
30	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
31	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
32	DO	DO	#lit14,Expr	Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
33	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
34	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
35	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
36	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
37	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
38	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
39	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
40	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
41	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
42	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
43	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
44	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
45	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
46	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd, AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
47	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG,f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
48	MOVSAC		Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)							
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
49	MPY	MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
50	MPY.N	MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
51	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd, AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
52	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
53	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = $\overline{f}$ + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
54	NOP	NOP	,	No Operation	1	1	None
		NOPR		No Operation	1	1	None
55	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
56	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
57	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
58	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
59	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
60	RESET	RESET		Software device Reset	1	1	None
61	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
62	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
63	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
64	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
65	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
66	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
67	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z

TABLE 25-2:	<b>INSTRUCTION SET OVERVIEW (CONTINUED)</b>

TABL	TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)							
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected	
68	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None	
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None	
69	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z	
70	SETM	SETM	f	f = 0xFFFF	1	1	None	
		SETM	WREG	WREG = 0xFFFF	1	1	None	
		SETM	Ws	Ws = 0xFFFF	1	1	None	
71	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB	
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB	
72	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z	
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z	
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z	
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z	
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z	
73	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB	
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z	
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z	
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z	
		SUB	Wb,Ws,Wd	Wd = Wb - Ws	1	1	C,DC,N,OV,Z	
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z	
74	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z	
		SUBB	f,WREG	WREG = f – WREG – $(\overline{C})$	1	1	C,DC,N,OV,Z	
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z	
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z	
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z	
75	SUBR	SUBR	f	f = WREG - f	1	1	C,DC,N,OV,Z	
75		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z	
		SUBR	Wb,Ws,Wd	Wd = Ws - Wb	1	1	C,DC,N,OV,Z	
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z	
76	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z	
	00000	SUBBR	f,WREG	$WREG = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z	
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z	
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z	
77	SWAP	SUBBR SWAP.b	WD,#IIIS,Wd Wn	Wh = nibble swap Wh	1	1	None	
	SWAI	SWAP	Wn	Wn = byte swap Wn	1	1	None	
78	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None	
79	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None	
80	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None	
81	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None	
82	ULNK	ULNK	,	Unlink Frame Pointer	1	1	None	
83	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z	
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z	
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z	
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z	
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. WS Wd = Wb .XOR. lit5	1	1	N,Z	
	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N	
J <del>4</del>	<u> </u>		¥¥3,¥¥HU	WIN - ZEIO-EXIETIU WS	1		∪,∠,™	

## TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

# 26.0 DEVELOPMENT SUPPORT

The  ${\rm PICmicro}^{\circledast}$  microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C18 and MPLAB C30 C Compilers
  - MPLINK<sup>™</sup> Object Linker/
  - MPLIB<sup>™</sup> Object Librarian
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD 2
- Device Programmers
  - PICSTART<sup>®</sup> Plus Development Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

## 26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
  - Source files (assembly or C)
  - Mixed assembly and C
  - · Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

## 26.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 26.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 family of microcontrollers and dsPIC30F family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

### 26.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

# 26.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

## 26.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PICmicro MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, as well as internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

## 26.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows<sup>®</sup> 32-bit operating system were chosen to best make these features available in a simple, unified application.

## 26.8 MPLAB ICE 4000 High-Performance In-Circuit Emulator

The MPLAB ICE 4000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for high-end PICmicro MCUs and dsPIC DSCs. Software control of the MPLAB ICE 4000 In-Circuit Emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, and up to 2 Mb of emulation memory.

The MPLAB ICE 4000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

# 26.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers cost-effective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

# 26.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

## 26.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PICmicro devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

## 26.12 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PICmicro MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart<sup>®</sup> battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

# 27.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33F electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33F family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

# Absolute Maximum Ratings<sup>(†)</sup>

extended periods may affect device reliability.

Ambient temperature under bias	40°C to +85°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital-only pin with respect to Vss	0.3V to +5.6V
Voltage on VDDCORE with respect to VSS	2.25V to 2.75V
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin (Note 1)	250 mA
Maximum output current sunk by any I/O pin	4 mA
Maximum output current sourced by any I/O pin	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports (Note 1)	200 mA
Note 1: Maximum allowable current is a function of device maximum power dissipation (	see Table 27-2).

<sup>†</sup>NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for

## 27.1 DC Characteristics

Characteristic	VDD Range	Temp Range	Max MIPS
onaracteristic	(in Volts)	(in °C)	ds <b>PIC33F</b>
DC5	3.0-3.6V	-40°C to +85°C	40

## TABLE 27-1: OPERATING MIPS VS. VOLTAGE

## TABLE 27-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
dsPIC33F					
Operating Junction Temperature Range	TJ	-40	_	+85	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	I	PINT + PI/c	)	W
Maximum Allowed Power Dissipation	PDMAX	(	TJ — TA)/θJ	IA	W

#### TABLE 27-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Мах	Unit	Notes
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θja	TBD		°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θја	TBD	_	°C/W	1
Package Thermal Resistance, 80-pin TQFP (12x12x1 mm)	θја	38.7	_	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θja	38.3		°C/W	1

Legend: TBD = To Be Determined

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

#### TABLE 27-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria						
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
Operati	ng Voltag	e							
DC10	Supply V	/oltage							
	Vdd		3.0	—	3.6	V			
DC12	Vdr	RAM Data Retention Voltage <sup>(2)</sup>		2.8		V			
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	Vss	—	V			
DC17	Svdd	<b>VDD Rise Rate</b> to ensure internal Power-on Reset signal	0.05	—		V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms		

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

DC CHARACT	ERISTICS		(unless oth	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Parameter No.	Typical <sup>(1)</sup>	Max	Units Conditions							
Operating Cur	rent (IDD) <sup>(2)</sup>									
DC20a	TBD	_	mA	+25°C	2.0\/	10 MIPS				
DC20b	TBD		mA	+85°C	3.0V	10 1011-5				
DC21a	TBD	_	mA	+25°C	3.0V					
DC21b	TBD	_	mA	+85°C	3.00	16 MIPS				
DC22a	TBD		mA	+25°C	2.0\/					
DC22b	TBD	_	mA	+85°C	3.0V	20 MIPS				
DC23a	TBD		mA	+25°C	2.0\/	20 MIDS				
DC23b	TBD		mA	+85°C	3.0V	30 MIPS				
DC24a	100		mA	+25°C	2.0\/					
DC24b	TBD		mA	+85°C	3.0V	40 MIPS				

#### TABLE 27-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

**Legend:** TBD = To Be Determined

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating.

#### TABLE 27-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACT	ERISTICS		Standard Operating Conditions: 2.5V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Parameter No.	Typical <sup>(1)</sup>	Мах	Units Conditions						
Idle Current (IIDLE): Core OFF Clock ON Base Current <sup>(2)</sup>									
DC40a	TBD	_	mA	+25°C		10 MIPS			
DC40b	TBD	_	mA	+85°C	3.0V	10 101173			
DC41a	TBD	_	mA	+25°C	3.0V	16 MIPS			
DC41b	TBD	_	mA	+85°C	3.00				
DC42a	TBD		mA	+25°C	2.01/	20 MIPS			
DC42b	TBD	_	mA	+85°C	3.0V	20 MIP3			
DC43a	TBD	_	mA	+25°C	3.0V	30 MIPS			
DC43b	TBD	_	mA	+85°C	3.00	SU MIPS			
DC44a	TBD	—	mA	+25°C	3.0V				
DC44b	TBD	_	mA	+85°C	3.00	40 MIPS			

Legend: TBD = To Be Determined

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IIDLE current is measured with core off, clock on and all modules turned off.

## TABLE 27-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical <sup>(1)</sup> Max Units Conditions								
Power-Down	Current (IPD) <sup>(</sup>	2)							
DC60a	80	_	μA	+25°C	3.0V	Base Power-Down Current <sup>(3)</sup>			
DC60b	TBD	_	μA	+85°C	3.00	Base Power-Down Current			
DC61a	TBD	_	μA	+25°C	3.0V	Watchdog Timer Current: ∆IwDT <sup>(3)</sup>			
DC61b	TBD	_	μΑ	+85°C	3.00				

Legend: TBD = To Be Determined

**Note 1:** Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off.

**3:** The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CHA	RACTER	ISTICS		otherwi	se stated)	)	<b>3.0V to 3.6V</b> TA ≤ +85°C for Industrial
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins	Vss	—	0.2 Vdd	V	
DI15		MCLR	Vss	_	0.2 Vdd	V	
DI16		OSC1 (XT mode)	Vss	_	0.2 Vdd	V	
DI17		OSC1 (HS mode)	Vss	_	0.2 Vdd	V	
DI18		SDAx, SCLx	TBD	—	TBD	V	SMBus disabled
DI19		SDAx, SCLx	TBD	_	TBD	V	SMBus enabled
DI20	Viн	Input High Voltage I/O pins: with analog functions digital-only	0.8 Vdd 0.8 Vdd	_	Vdd 5.5	V V	
DI25		MCLR	0.8 Vdd	_	Vdd	V	
DI26		OSC1 (XT mode)	0.7 Vdd	_	Vdd	V	
DI27		OSC1 (HS mode)	0.7 Vdd	_	Vdd	V	
DI28		SDAx, SCLx	TBD	_	TBD	V	SMBus disabled
DI29		SDAx, SCLx	TBD	_	TBD	V	SMBus enabled
	ICNPU	CNx Pull-up Current					
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS
	lı∟	Input Leakage Current <sup>(2)(3)</sup>					
DI50		I/O ports	—	TBD	TBD	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51		Analog Input Pins	—	TBD	TBD	μA	$VSS \le VPIN \le VDD,$ Pin at high-impedance
DI55		MCLR	—	TBD	TBD	μA	$VSS \leq VPIN \leq VDD$
DI56		OSC1	—	TBD	TBD	μA	Vss $\leq$ VPIN $\leq$ VDD, XT and HS modes

#### TABLE 27-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

**Legend:** TBD = To Be Determined

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**3:** Negative current is defined as current sourced by the pin.

### TABLE 27-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
	Vol	Output Low Voltage							
DO10		I/O ports	_		0.4	V	IOL = 8.5 mA, VDD = 3.3V		
DO16		OSC2/CLKO	—	—	0.4	V	IOL = 1.6 mA, VDD = 3.3V		
	Voh	Output High Voltage							
DO20		I/O ports	2.4	—	—	V	IOH = -3.0 mA, VDD = 3.3V		
DO26		OSC2/CLKO	2.4	—	_	V	IOH = -1.3 mA, VDD = 3.3V		

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

## TABLE 27-10: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min	Тур <sup>(1)</sup>	Max	Units	Conditions		
		Program Flash Memory							
D130	Eр	Cell Endurance	100	1000	_	E/W	-40°C to +85°C		
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VміN = Minimum operating voltage		
D132B	Vpew	VDD for Self-Timed Write	Vmin	—	3.6	V	VміN = Minimum operating voltage		
D133A	Tiw	Self-Timed Write Cycle Time	—	1.5	_	ms			
D134	TRETD	Characteristic Retention	10	20	—	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming	_	10	_	mA			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

## TABLE 27-11: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS


Operating	Operating Conditions: -40°C < TA < +85°C (unless otherwise stated)								
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments		
	Cefc	External Filter Capacitor Value	1	10			Capacitor must be low series resistance		

## 27.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33F AC characteristics and timing parameters.

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for IndustrialOperating voltage VDD range as described in Section 27.0 "ElectricalCharacteristics".
--------------------	--

## FIGURE 27-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



## TABLE 27-13: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 pin	_	_	15		In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	—	—	400	pF	In I <sup>2</sup> C mode






TABLE 27-14: EXTERNAL CLOCK TIMING REQUIREMEN	TS
---	----

AC CHARACTERISTICS			(unless othe	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symb	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	0.8 4		64 8	MHz MHz	EC ECPLL		
		Oscillator Crystal Frequency	3 3 10 10		10 10 40 40 33	MHz MHz MHz MHz kHz	XT XTPLL HS HSPLL SOSC		
OS20	Tosc	Tosc = 1/Fosc	6.25	_	DC	ns			
OS25	Тсү	Instruction Cycle Time <sup>(2)</sup>	25	—	DC	ns			
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.45 x Tosc	_	_	ns	EC		
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	TBD	ns	EC		
OS40	TckR	CLKO Rise Time <sup>(3)</sup>	—	6	TBD	ns			
OS41	TckF	CLKO Fall Time <sup>(3)</sup>	_	6	TBD	ns			

**Legend:** TBD = To Be Determined

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.

AC CHARACTERISTICS								(unless otherwise stated) or Industrial
Param No.	Symbol	Characterist	Min	Тур <sup>(2)</sup>	Max	Units	Conditions	
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range <sup>(2)</sup>		0.8	_	8	MHz	ECPLL, HSPLL, XTPLL modes
OS51	Fsys	On-Chip VCO Syster Frequency	On-Chip VCO System Frequency		—	200	MHz	
OS52	TLOC	PLL Start-up Time (Lock Time)		TBD	100	TBD	μs	
OS53	DCLK	CLKO Stability (Jitter)		TBD	1	TBD	%	Measured over 100 ms period

## TABLE 27-15: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

**Legend:** TBD = To Be Determined

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### TABLE 27-16: AC CHARACTERISTICS: INTERNAL RC ACCURACY

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Characteristic	Min	Тур	Max	Units Conditions					
	Internal FRC Accuracy @	7.3728	MHz <sup>(1)</sup>							
F20	FRC	TBD	_	TBD	%	+25°C	VDD = 3.0-3.6V			
		TBD		TBD	%	$-40^{\circ}C \le TA \le +85^{\circ}C$	VDD = 3.0-3.6V			

**Legend:** TBD = To Be Determined


Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.


#### TABLE 27-17: INTERNAL RC ACCURACY

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial								
Param No.	Characteristic	Min	Тур	Max	Units	Conditions					
	LPRC @ 32.768 kHz <sup>(1)</sup>										
F21		TBD	—	TBD	%	+25°C	VDD = 3.0-3.6V				
		TBD	_	TBD	%	$-40^\circ C \le T \texttt{A} \le +85^\circ C$	VDD = 3.0-3.6V				

Legend: TBD = To Be Determined

**Note 1:** Change of LPRC frequency as VDD changes.






## TABLE 27-18: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS		(unless otherw	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol	Characteristic		Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
DO31	TIOR	Port Output Rise Time	Э		10	25	ns			
DO32	TIOF	Port Output Fall Time		—	10	25	ns	—		
DI35	TINP	INTx Pin High or Low Time (output)		20	_	—	ns			
DI40	Trbp	CNx High or Low Tim	2		_	Тсү				

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.





# TABLE 27-19:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER<br/>AND BROWN-OUT RESET TIMING REQUIREMENTS


AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol Characteristic <sup>(1)</sup>		Min	Тур <sup>(2)</sup>	Max	Units	Conditions		
SY10	TMCL	MCLR Pulse Width (low)	2	_	_	μs	-40°C to +85°C		
SY11 SY12	Tpwrt	Power-up Timer Period Power-on Reset Delay	0.75 1.5 3 6 12 24 48 96 3	1 2 4 8 16 32 64 128 10	1.25 2.5 5 10 20 40 80 160 30	ms μs	-40°C to +85°C User programmable -40°C to +85°C		
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	0.8	1.0	μs			
SY20	Twdt1 Twdt2	Watchdog Timer Time-out Period (No Prescaler)	1.8 1.9	2.0 2.1	2.2 2.3	ms ms	VDD = 5V, -40°C to +85°C VDD = 3V, -40°C to +85°C		
SY25	TBOR	Brown-out Reset Pulse Width <sup>(3)</sup>	100	—	_	μs	Vdd ≤ Vbor (D034)		
SY30	Тоѕт	Oscillator Start-up Timer Period	—	1024 Tosc	_	—	Tosc = OSC1 period		
SY35	TFSCM	Fail-Safe Clock Monitor Delay		500	900	μs	-40°C to +85°C		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated.

**3:** Characterized by design but not tested.

#### FIGURE 27-5: TIMER1, 2, 3, 4, 5, 6, 7, 8 AND 9 EXTERNAL CLOCK TIMING CHARACTERISTICS



AC CHARACTERISTICS					Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$							
Param No.	Symbol	Charact	eristic		Min	Тур	Max	Units	Conditions			
TA10	Т⊤хН	TxCK High Time	Synchron no presca	,	0.5 TCY + 20		—	ns	Must also meet parameter TA15			
			Synchron with pres		10		—	ns				
			Asynchro	onous	10			ns				
TA11			Synchror no presca		0.5 TCY + 20	_	—	ns	Must also meet parameter TA15			
			Synchronous, with prescaler		10	_	—	ns				
			Asynchro	nous	10	_	_	ns				
TA15	ΤτχΡ	TxCK Input Period	Synchron no presca		Tcy + 10		—	ns				
			Synchronous, with prescaler		Greater of: 20 ns or (TcY + 40)/N		_	_	N = prescale value (1, 8, 64, 256)			
			Asynchro	nous	20		_	ns				
OS60	Ft1	SOSC1/T1CK Osci frequency Range (c by setting bit TCS (	oscillator enabled		DC		50	kHz				
TA20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment			0.5 TCY		1.5 TCY					

# TABLE 27-20: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS<sup>(1)</sup>

Note 1: Timer1 is a Type A.


TABLE 27-21:	TIMER2, TIMER4, TIMER6 AND TIMER8 EXTERNAL CLOCK TIMING
	REQUIREMENTS

AC CHA	RACTERIST	īcs		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions	
TB10	TtxH	TxCK High Time	Synchror no presc		0.5 Tcy + 20	_	_	ns	Must also meet parameter TB15	
			Synchror with pres		10		—	ns		
TB11	TtxL	TxCK Low Time	Synchror no presc		0.5 TCY + 20	_	—	ns	Must also meet parameter TB15	
			Synchror with pres		10	_	—	ns		
TB15	TtxP	TxCK Input Period	Synchror no presc		Tcy + 10	_	—	ns	N = prescale value	
			Synchror with pres		Greater of: 20 ns or (TCY + 40)/N				(1, 8, 64, 256)	
TB20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY	_	1.5 TCY	_		

# TABLE 27-22: TIMER3, TIMER5, TIMER7 AND TIMER9 EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	RACTERIST	TICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions	
TC10	TtxH	TxCK High Time	Synchro	nous	0.5 TCY + 20		_	ns	Must also meet parameter TC15	
TC11	TtxL	TxCK Low Time	Synchro	nous	0.5 TCY + 20		_	ns	Must also meet parameter TC15	
TC15	TtxP	TxCK Input Period	Synchro no presc	•	Tcy + 10		_	ns	N = prescale value	
			Synchro with pres		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)	
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ock	0.5 TCY	_	1.5 TCY	_		

## FIGURE 27-6: TIMERQ (QEI MODULE) EXTERNAL CLOCK TIMING CHARACTERISTICS




## TABLE 27-23: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Character	istic <sup>(1)</sup>		Min	Тур	Max	Units	Conditions	
TQ10	TtQH	TQCK High Time	Synchro with pre	,	Тсү + 20		—	ns	Must also meet parameter TQ15	
TQ11	TtQL	TQCK Low Time	Synchro with pre	,	Tcy + 20		—	ns	Must also meet parameter TQ15	
TQ15	TtQP	TQCP Input Period	Synchro with pre		2 * Tcy + 40		—	ns	—	
TQ20	TCKEXTMRL	Delay from External Edge to Timer Incre		lock	0.5 TCY		1.5 TCY	_	—	

**Note 1:** These parameters are characterized but not tested in manufacturing.

## FIGURE 27-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




#### TABLE 27-24: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS			(unless otherwise	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$							
Param No. Symbol Characte			ristic <sup>(1)</sup>	Min	Max	Units	Conditions				
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 TCY + 20	_	ns					
			With Prescaler	10		ns					
IC11	ТссН	ICx Input High Time	No Prescaler	0.5 Tcy + 20		ns					
			With Prescaler	10	_	ns					
IC15	TccP	ICx Input Period	•	N = prescale value (1, 4, 16)							

Note 1: These parameters are characterized but not tested in manufacturing.

## FIGURE 27-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




#### TABLE 27-25: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Мах	Units	Conditions		
OC10	TccF	OCx Output Fall Time	—	—	—	ns	See parameter D032		
OC11	TccR	OCx Output Rise Time	_	—	—	ns	See parameter D031		

Note 1: These parameters are characterized but not tested in manufacturing.

#### FIGURE 27-9: OC/PWM MODULE TIMING CHARACTERISTICS




## TABLE 27-26: SIMPLE OC/PWM MODE TIMING REQUIREMENTS


AC CHAI	RACTERIS	rics	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol Characteristic <sup>1</sup>			Min Typ <sup>(2)</sup> Max Units Condi				
OC15	Tfd	Fault Input to PWM I/O Change	—	_	50	ns	_	
OC20	TFLT	Fault Input Pulse Width	50	—	—	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

#### FIGURE 27-10: MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS



## FIGURE 27-11: MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS




#### TABLE 27-27: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param Symbol Characteristic <sup>(1)</sup>			Min Typ <sup>(2)</sup> Max Units Co				Conditions			
MP10	TFPWM	PWM Output Fall Time	—	—	_	ns	See parameter D032			
MP11	TRPWM	PWM Output Rise Time	_	_	_	ns	See parameter D031			
MP20	Tfd	Fault Input ↓ to PWM I/O Change	—	—	50	ns	_			
MP30	Tfh	Minimum Pulse Width	50		_	ns	—			

**Note 1:** These parameters are characterized but not tested in manufacturing.






#### TABLE 27-28: QUADRATURE DECODER TIMING REQUIREMENTS

AC CHAR	AC CHARACTERISTICS			Standard Operating Conditions: $3.0V$ to $3.6V$ (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic <sup>(1)</sup>		Тур <sup>(2)</sup>	Max	Units	Conditions		
TQ30	TQUL	Quadrature Input Low Time		6 Tcy		ns	—		
TQ31	ΤουΗ	Quadrature Input High Time		6 TCY	_	ns	—		
TQ35	TquIN	Quadrature Input Period		12 TCY	_	ns	—		
TQ36	ΤουΡ	Quadrature Phase Period		3 TCY	_	ns	—		
TQ40	TQUFL	Filter Time to Recognize Low with Digital Filter	,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 <b>(Note 3)</b>		
TQ41	TqufH	Filter Time to Recognize High with Digital Filter	٦,	3 * N * Tcy		ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 <b>(Note 3)</b>		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**3:** N = Index Channel Digital Filter Clock Divide Select bits. Refer to **Section 16. "Quadrature Encoder Interface (QEI)**" in the "*dsPIC30F Family Reference Manual*".




#### FIGURE 27-13: QEI MODULE INDEX PULSE TIMING CHARACTERISTICS

### TABLE 27-29: QEI INDEX PULSE TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic	;(1)	Min	Max	Units	Conditions		
TQ50	TqIL	Filter Time to Recognize I with Digital Filter	Low,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 <b>(Note 2)</b>		
TQ51	TqiH	Filter Time to Recognize I with Digital Filter	High,	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 <b>(Note 2)</b>		
TQ55	Tqidxr	Index Pulse Recognized t Counter Reset (ungated i		3 TCY	_	ns	_		

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEA and QEB is shown for position counter Reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but index pulse recognition occurs on falling edge.



#### FIGURE 27-14: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS

#### TABLE 27-30:SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS


АС СНА	RACTERIST	ICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions		
SP10	TscL	SCKx Output Low Time <sup>(3)</sup>	Tcy/2	_		ns	_		
SP11	TscH	SCKx Output High Time <sup>(3)</sup>	Tcy/2	—		ns	—		
SP20	TscF	SCKx Output Fall Time <sup>(4)</sup>		_		ns	See parameter D032		
SP21	TscR	SCKx Output Rise Time <sup>(4)</sup>	_	—	_	ns	See parameter D031		
SP30	TdoF	SDOx Data Output Fall Time <sup>(4)</sup>		—		ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time <sup>(4)</sup>		_		ns	See parameter D031		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	—	30	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	_	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	_	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




#### FIGURE 27-15: SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS

#### TABLE 27-31: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	RACTERIST	TICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions		
SP10	TscL	SCKx Output Low Time <sup>(3)</sup>	Tcy/2	_		ns	—		
SP11	TscH	SCKx Output High Time <sup>(3)</sup>	Tcy/2	—	_	ns	—		
SP20	TscF	SCKx Output Fall Time <sup>(4)</sup>	_	—	_	ns	See parameter D032		
SP21	TscR	SCKx Output Rise Time <sup>(4)</sup>	_	—	_	ns	See parameter D031		
SP30	TdoF	SDOx Data Output Fall Time <sup>(4)</sup>	—	—	_	ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time <sup>(4)</sup>	—	—	—	ns	See parameter D031		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	—	—	ns	_		
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	_		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—	—	ns	_		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	_	ns	—		

**Note 1:** These parameters are characterized but not tested in manufacturing.

- 2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.




#### FIGURE 27-16: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

#### TABLE 27-32: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	ARACTERIS	TICS	Standard Op (unless othe Operating ter	rwise sta	ated)		
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Units	Conditions
SP70	TscL	SCKx Input Low Time	30		_	ns	—
SP71	TscH	SCKx Input High Time	30		_	ns	—
SP72	TscF	SCKx Input Fall Time <sup>(3)</sup>	—	10	25	ns	—
SP73	TscR	SCKx Input Rise Time <sup>(3)</sup>	—	10	25	ns	—
SP30	TdoF	SDOx Data Output Fall Time <sup>(3)</sup>	—		_	ns	See parameter D032
SP31	TdoR	SDOx Data Output Rise Time <sup>(3)</sup>	—			ns	See parameter D031
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	—	30	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_		ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	_	ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\uparrow$ or SCKx Input	120	_	_	ns	—
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <sup>(3)</sup>	10	—	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy +40	_		ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

- 2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- **3:** Assumes 50 pF load on all SPIx pins.



#### FIGURE 27-17: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

AC CHA	RACTERIS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions
SP70	TscL	SCKx Input Low Time	30	_		ns	—
SP71	TscH	SCKx Input High Time	30	_	_	ns	—
SP72	TscF	SCKx Input Fall Time <sup>(3)</sup>	—	10	25	ns	—
SP73	TscR	SCKx Input Rise Time <sup>(3)</sup>	—	10	25	ns	—
SP30	TdoF	SDOx Data Output Fall Time <sup>(3)</sup>	—	_	_	ns	See parameter D032
SP31	TdoR	SDOx Data Output Rise Time <sup>(3)</sup>	—	_	_	ns	See parameter D031
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20			ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20			ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\downarrow$ or SCKx $\uparrow$ Input	120	Ι	—	ns	_
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <sup>(4)</sup>	10	_	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx	1.5 Tcy + 40	—	_	ns	_
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	_

## TABLE 27-33: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS


**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.


**3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

**4:** Assumes 50 pF load on all SPIx pins.










AC CHA	RACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$				
Param No.	Symbol	Characteristic		Min <sup>(1)</sup> Max		Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	_	
			400 kHz mode	TCY/2 (BRG + 1)	—	μs	_	
			1 MHz mode <sup>(2)</sup>	TCY/2 (BRG + 1)	_	μs	_	
IM11	THI:SCL	Clock High Time	100 kHz mode	TCY/2 (BRG + 1)	—	μs	_	
			400 kHz mode	TCY/2 (BRG + 1)	—	μs	_	
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	—	μs	_	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode <sup>(2)</sup>		100	ns		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode <sup>(2)</sup>		300	ns		
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	_	
		Setup Time	400 kHz mode	100	_	ns		
			1 MHz mode <sup>(2)</sup>	TBD	—	ns		
IM26	THD:DAT	Data Input	100 kHz mode	0	_	ns	_	
		Hold Time	400 kHz mode	0	0.9	μs		
			1 MHz mode <sup>(2)</sup>	TBD	_	ns		
IM30	TSU:STA	Start Condition	100 kHz mode	TCY/2 (BRG + 1)	_	μs	Only relevant for	
		Setup Time	400 kHz mode	TCY/2 (BRG + 1)	_	μs	Repeated Start	
			1 MHz mode <sup>(2)</sup>	TCY/2 (BRG + 1)	—	μs	condition	
IM31	THD:STA	Start Condition	100 kHz mode	TCY/2 (BRG + 1)	_	μs	After this period the	
		Hold Time	400 kHz mode	TCY/2 (BRG + 1)	_	μs	first clock pulse is	
			1 MHz mode <sup>(2)</sup>	TCY/2 (BRG + 1)	—	μs	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	TCY/2 (BRG + 1)	_	μs	_	
		Setup Time	400 kHz mode	TCY/2 (BRG + 1)	_	μs		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	—	μs		
IM34	THD:STO	Stop Condition	100 kHz mode	TCY/2 (BRG + 1)	_	ns	_	
		Hold Time	400 kHz mode	TCY/2 (BRG + 1)	_	ns		
			1 MHz mode <sup>(2)</sup>	TCY/2 (BRG + 1)	—	ns		
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	_	
		From Clock	400 kHz mode	—	1000	ns	—	
			1 MHz mode <sup>(2)</sup>	_	—	ns	_	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be	
			400 kHz mode	1.3	—	μs	free before a new	
			1 MHz mode <sup>(2)</sup>	TBD		μs	transmission can star	
IM50	Св	Bus Capacitive L		_	400	, pF		

## TABLE 27-34: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)


**Legend:** TBD = To Be Determined

Note 1: BRG is the value of the l<sup>2</sup>C Baud Rate Generator. Refer to Section 21. "Inter-Integrated Circuit (l<sup>2</sup>C<sup>™</sup>)" in the "dsPIC30F Family Reference Manual".

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).








AC CHA	RACTERIS	STICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$				
Param No.	Symbol	Charact	eristic	Min	Max	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μs	Device must operate at a minimum of 10 MHz	
			1 MHz mode <sup>(1)</sup>	0.5	_	μs	—	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	-	μs	Device must operate at a minimum of 10 MHz	
			1 MHz mode <sup>(1)</sup>	0.5	—	μs	—	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode <sup>(1)</sup>	—	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode <sup>(1)</sup>	—	300	ns		
IS25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	—	
			400 kHz mode	100	—	ns		
			1 MHz mode <sup>(1)</sup>	100	—	ns		
IS26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns	—	
			400 kHz mode	0	0.9	μs		
			1 MHz mode <sup>(1)</sup>	0	0.3	μs		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	_	μs	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6	—	μs	Start condition	
			1 MHz mode <sup>(1)</sup>	0.25	—	μs		
IS31	THD:STA	Start Condition	100 kHz mode	4.0	_	μs	After this period, the first	
		Hold Time	400 kHz mode	0.6	_	μs	clock pulse is generated	
			1 MHz mode <sup>(1)</sup>	0.25	—	μs		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μs	_	
		Setup Time	400 kHz mode	0.6	—	μs		
			1 MHz mode <sup>(1)</sup>	0.6	—	μs		
IS34	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	—	
		Hold Time	400 kHz mode	600		ns		
			1 MHz mode <sup>(1)</sup>	250		ns		
IS40	TAA:SCL	Output Valid From	100 kHz mode	0	3500	ns		
		Clock	400 kHz mode	0	1000	ns		
			1 MHz mode <sup>(1)</sup>	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be free	
			400 kHz mode	1.3		μs	before a new transmission	
			1 MHz mode <sup>(1)</sup>	0.5		μs	can start	
IS50	Св	Bus Capacitive Loa	ading		400	pF		

# TABLE 27-35: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

**Note 1:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).



# FIGURE 27-22: DCI MODULE (MULTI-CHANNEL, I<sup>2</sup>S MODES) TIMING CHARACTERISTICS

# TABLE 27-36: DCI MODULE (MULTI-CHANNEL, I<sup>2</sup>S MODES) TIMING REQUIREMENTS

AC CHA	RACTERIS	STICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions	
CS10	TCSCKL	CSCK Input Low Time (CSCK pin is an input)	Tcy/2 + 20	—	_	ns	_	
		CSCK Output Low Time <sup>(3)</sup> (CSCK pin is an output)	30	—	—	ns	—	
CS11	Тсѕскн	CSCK Input High Time (CSCK pin is an input)	Tcy/2 + 20	—	—	ns	—	
		CSCK Output High Time <sup>(3)</sup> (CSCK pin is an output)	30	—	—	ns	—	
CS20	TCSCKF	CSCK Output Fall Time <sup>(4)</sup> (CSCK pin is an output)		10	25	ns	—	
CS21	TCSCKR	CSCK Output Rise Time <sup>(4)</sup> (CSCK pin is an output)		10	25	ns	—	
CS30	TCSDOF	CSDO Data Output Fall Time <sup>(4)</sup>		10	25	ns	—	
CS31	TCSDOR	CSDO Data Output Rise Time <sup>(4)</sup>		10	25	ns	—	
CS35	Tdv	Clock Edge to CSDO Data Valid		—	10	ns	—	
CS36	TDIV	Clock Edge to CSDO Tri-Stated	10	—	20	ns	—	
CS40	TCSDI	Setup Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20	—	—	ns	_	
CS41	Thcsdi	Hold Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20	—	_	ns	_	
CS50	TCOFSF	COFS Fall Time (COFS pin is output)	_	10	25	ns	Note 1	
CS51	TCOFSR	COFS Rise Time (COFS pin is output)	_	10	25	ns	Note 1	
CS55	TSCOFS	Setup Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	—	_	ns	_	
CS56	THCOFS	Hold Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	—	_	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**3:** The minimum clock period for CSCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all DCI pins.




FIGURE 27-23: DCI MODULE (AC-LINK MODE) TIMING CHARACTERISTICS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic <sup>(1,2)</sup>	Min	Typ <sup>(3)</sup>	Max	Units	Conditions		
CS60	TBCLKL	BIT_CLK Low Time	36	40.7	45	ns	_		
CS61	TBCLKH	BIT_CLK High Time	36	40.7	45	ns	—		
CS62	TBCLK	BIT_CLK Period	_	81.4	_	ns	Bit clock is input		
CS65	TSACL	Input Setup Time to Falling Edge of BIT_CLK	_	_	10	ns	_		
CS66	THACL	Input Hold Time from Falling Edge of BIT_CLK		_	10	ns	_		
CS70	TSYNCLO	SYNC Data Output Low Time		19.5		μs	Note 1		
CS71	TSYNCHI	SYNC Data Output High Time		1.3	_	μs	Note 1		
CS72	TSYNC	SYNC Data Output Period	_	20.8	_	μs	Note 1		
CS75	TRACL	Rise Time, SYNC, SDATA_OUT	_	10	25	ns	CLOAD = 50  pF,  VDD = 5V		
CS76	TFACL	Fall Time, SYNC, SDATA_OUT	_	10	25	ns	CLOAD = 50  pF,  VDD = 5V		
CS77	TRACL	Rise Time, SYNC, SDATA_OUT		TBD	TBD	ns	CLOAD = 50 pF, VDD = 3V		
CS78	TFACL	Fall Time, SYNC, SDATA_OUT	_	TBD	TBD	ns	CLOAD = 50  pF,  VDD = 3V		
CS80	TOVDACL	Output Valid Delay from Rising Edge of BIT_CLK	_	—	15	ns	—		


#### TABLE 27-37: DCI MODULE (AC-LINK MODE) TIMING REQUIREMENTS

**Legend:** TBD = To Be Determined

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: These values assume BIT\_CLK frequency is 12.288 MHz.





#### TABLE 27-38: CAN MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Units	Conditions	
CA10	TioF	Port Output Fall Time	—	—	_	ns	See parameter D032	
CA11	TioR	Port Output Rise Time	—	—	_	ns	See parameter D031	
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	500			ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### TABLE 27-39: ADC MODULE SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
			Device Su	ipply				
AD01	AVdd	Module VDD Supply	Greater of VDD - 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V	_	
AD02	AVss	Module Vss Supply	Vss - 0.3		Vss + 0.3	V	—	
			Reference	Inputs				
AD05	Vrefh	Reference Voltage High	AVss + 1.7	_	AVDD	V	—	
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD - 1.7	V	—	
AD07	Vref	Absolute Reference Voltage	AVss - 0.3	_	AVDD + 0.3	V	—	
AD08	IREF	Current Drain	—	150 .001	200 1	μΑ μΑ	ADC operating ADC off	

Legend: TBD = To Be Determined

**Note 1:** The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

# TABLE 27-39: ADC MODULE SPECIFICATIONS (CONTINUED)

AC CH	ARACTERI	STICS	g Conditions stated)									
	1	1	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$									
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions					
Analog Input												
AD10	VINH-VINL	Full-Scale Input Span	Vrefl		Vrefh	V	See Note					
AD11	Vin	Absolute Input Voltage	AVss - 0.3		AVDD + 0.3	V	—					
AD12	—	Leakage Current	_	±0.001	±0.610	μΑ	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V Source Impedance = 2.5 KΩ					
AD13	—	Leakage Current	_	±0.001	±0.610	μΑ	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V Source Impedance = 2.5 K\Omega					
AD17	Rin	Recommended Impedance of Analog Voltage Source	—		1K 2.5K	Ω Ω	10-bit 12-bit					
		ADC	Accuracy (1	12-bit Mo	ode)							
AD20a	Nr	Resolution	1	2 data bi	ts	bits						
AD21a	INL	Integral Nonlinearity	—		<±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V					
AD22a	DNL	Differential Nonlinearity	—	_	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V					
AD23a	Gerr	Gain Error	TBD	TBD	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V					
AD24a	EOFF	Offset Error	TBD	TBD	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V					
AD25a	—	Monotonicity <sup>(1)</sup>	—	_	_		Guaranteed					
AD26a	CMRR	Common-Mode Rejection	—	TBD	—	dB	—					
AD27a	PSRR	Power Supply Rejection Ratio	_	TBD	—	dB	-					
AD28a	CTLK	Channel to Channel Crosstalk	_	TBD	—	dB	—					
	•	Dynamic	Performan	ce (12-bi	t Mode)		•					
AD30a	THD	Total Harmonic Distortion	—	TBD	—	dB	—					
AD31a	SINAD	Signal to Noise and Distortion	_	TBD	—	dB	_					
AD32a	SFDR	Spurious Free Dynamic Range	—	TBD	—	dB	_					
AD33a	Fnyq	Input Signal Bandwidth	_	_	250	kHz	—					
AD34a	ENOB	Effective Number of Bits		TBD	_	bits	—					

**Legend:** TBD = To Be Determined

**Note 1:** The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.


# TABLE 27-39: ADC MODULE SPECIFICATIONS (CONTINUED)


AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$									
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions					
	ADC Accuracy (10-bit Mode)											
AD20b	Nr	Resolution	1	0 data bi	ts	bits						
AD21b	INL	Integral Nonlinearity	_	TBD	<±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V					
AD22b	DNL	Differential Nonlinearity	—	TBD	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V					
AD23b	Gerr	Gain Error	TBD	TBD	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V					
AD24b	EOFF	Offset Error	TBD	TBD	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V					
AD25b	—	Monotonicity <sup>(1)</sup>	—	_	_		Guaranteed					
AD26b	CMRR	Common-Mode Rejection	—	TBD		dB	—					
AD27b	PSRR	Power Supply Rejection Ratio	—	TBD		dB	_					
AD28b	CTLK	Channel to Channel Crosstalk	—	TBD	_	dB	_					
		Dynamic	Performan	ce (10-bi	t Mode)							
AD30b	THD	Total Harmonic Distortion	—	TBD	-	dB	—					
AD31b	SINAD	Signal to Noise and Distortion	—	TBD		dB	_					
AD32b	SFDR	Spurious Free Dynamic Range	—	TBD	—	dB	_					
AD33b	Fnyq	Input Signal Bandwidth	_	_	550	kHz	—					
AD34b	ENOB	Effective Number of Bits	TBD	TBD	_	bits	—					

**Legend:** TBD = To Be Determined

**Note 1:** The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.







#### FIGURE 27-26: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)


AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$				
Param No.	Symbol	Characteristic	Min.	Typ <sup>(1)</sup>	Max.	Units	Conditions
		Cloc	k Parame	ters			
AD50	Tad	ADC Clock Period	_	70		ns	
AD51	tRC	700	900	1100	ns		
		Con	version F	late			·
AD55	tCONV	Conversion Time	_	12 Tad	_	_	
AD56	FCNV	Throughput Rate	_	_	1.1	Msps	
AD57	TSAMP	Sample Time	_	1 Tad	_	_	
		Timin	g Param	eters			
AD60	tPCS	Conversion Start from Sample Trigger <sup>(3)</sup>	—	1.0 Tad	—	_	Auto-Convert Trigger (SSRC<2:0> = 111) not selected
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit	0.5 Tad	—	1.5 TAD	_	—
AD62	tCSS	Conversion Completion to Sample Start (ASAM = 1) <sup>(3)</sup>	—	0.5 Tad	—	_	_
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(3)</sup>	—	20	—	μs	—

### TABLE 27-40: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

**3:** Characterized by design but not tested.



#### FIGURE 27-27: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000)

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
		Cloc	k Parame	ters				
AD50	TAD	ADC Clock Period		133		ns		
AD51	tRC	ADC Internal RC Oscillator Period	1.2	1.5	1.8	μs		
		Con	version R	ate				
AD55	tCONV	Conversion Time	—	14 Tad		ns		
AD56	FCNV	Throughput Rate	_	—	500	ksps		
AD57	TSAMP	Sample Time	—	1 Tad	—	ns		
		Timir	ng Parame	eters				
AD60	tPCS	Conversion Start from Sample Trigger	—	1.0 TAD	—	ns	_	
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit	0.5 Tad	—	1.5 TAD	ns	_	
AD62	tCSS	Conversion Completion to Sample Start (ASAM = 1)	—	—	TBD	ns	_	
AD63	tDPU	Time to Stabilize Analog Stage from ADC Off to ADC On	-	—	TBD	μs	_	

### TABLE 27-41: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS)

**Legend:** TBD = To Be Determined


**Note 1:** Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

NOTES:

#### 28.0 **PACKAGING INFORMATION**

#### 28.1 **Package Marking Information**


64-Lead TQFP (10x10x1 mm)



#### 28.2 Package Details

The following sections give the technical details of the packages.

## 64-Lead Plastic Thin-Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units		INCHES		MILLIMETERS*		
Dimension L	imits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		64			64	
Pitch	р		.020			0.50	
Pins per Side	n1		16			16	
Overall Height	А	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff	A1	.002	.006	.010	0.05	0.15	0.25
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint	F	.039 REF.			1.00 REF.		
Foot Angle	φ	0	3.5	7	0	3.5	7
Overall Width	E	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.005	.007	.009	0.13	0.18	0.23
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\* Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. REF: Reference Dimension, usually without tolerance, for information purposes only.


See ASME Y14.5M

JEDEC Equivalent: MS-026

Drawing No. C04-085

Revised 07-22-05

80-Lead Plastic Thin-Quad Flatpack (PT) 12x12x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units	INCHES			M	LLIMETERS*	
Dimension Li	mits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		80			80	
Pitch	р		.020 BSC			0.50 BSC	
Pins per Side	n1		20		20		
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint	F	.039 REF.			1.00 REF.		
Foot Angle	φ	0°	3.5°	7°	0°	3.5°	7°
Overall Width	Е		.551 BSC		14	4.00 BSC	
Overall Length	D		.551 BSC		14	4.00 BSC	
Molded Package Width	E1		.472 BSC		12	2.00 BSC	
Molded Package Length	D1		.472 BSC			2.00 BSC	
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5°	10°	15°	5°	10°	15°
Mold Draft Angle Bottom	β	5°	10°	15°	5°	10°	15°
* Controlling Parameter							

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M


REF: Reference Dimension, usually without tolerance, for information purposes only.

See ASME Y14.5M

JEDEC Equivalent: MS-026 Drawing No. C04-092

Revised 07-22-05

100-Lead Plastic Thin-Quad Flatpack (PT) 12x12x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units	INCHES			M	LLIMETERS*		
Dimension Lim	Dimension Limits		NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		100			100		
Pitch	р		.016 BSC			0.40 BSC		
Pins per Side	n1		25			25		
Overall Height	А	.039	.043	.047	1.00	1.10	1.20	
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05	
Standoff	A1	.002	.004	.006	0.05	0.10	0.15	
Foot Length	L	.018	.024	.030	0.45	0.60	0.75	
Footprint (Reference)	F		.039 REF.			1.00 REF.		
Foot Angle	¢	0°	3.5°	7°	0°	3.5°	7°	
Overall Width	Е		.551 BSC		14	4.00 BSC		
Overall Length	D		.551 BSC		14.00 BSC			
Molded Package Width	E1		.472 BSC		12	2.00 BSC		
Molded Package Length	D1		.472 BSC		12.00 BSC			
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20	
Lead Width	В	.005	.007	.009	0.13	0.18	0.23	
Mold Draft Angle Top	α	5°	10°	15°	5°	10°	15°	
Mold Draft Angle Bottom	β	5°	10°	15°	5°	10°	15°	

\* Controlling Parameter

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. BSC: Basic Dimension. Theoretically exact value shown without tolerances.


See ASME Y14.5M

REF: Reference Dimension, usually without tolerance, for information purposes only.

See ASME Y14.5M JEDEC Equivalent: MS-026

Drawing No. C04-100

Revised 07-22-05



100-Lead Plastic Thin-Quad Flatpack (PF)	14x14x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)
	=

	Units		INCHES		MIL	LIMETERS*	
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	100				100	
Pitch	р		020 BSC		C	.50 BSC	
Pins per Side	n1	25			25		
Overall Height	A			.047			1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff	A1	.002		.006	0.05		0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint	F		.039 REF		1.00 REF		
Foot Angle	φ	0°	3.5°	7°	0°	3.5°	7
Overall Width	E		.630 BSC		16	6.00 BSC	
Overall Length	D		.630 BSC		16	6.00 BSC	
Molded Package Width	E1	.551 BSC			14	1.00 BSC	
Molded Package Length	D1	.551 BSC		14.00 BSC			
Lead Thickness	С	.004		.008	0.09		0.20
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°	11°	12°	139
Mold Draft Angle Bottom	β	11°	12°	13°	11°	12°	13

\* Controlling Parameter

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M

REF: Reference Dimension, usually without tolerance, for information purposes only.

See ASME Y14.5M

JEDEC Equivalent: MS-026

Drawing No. C04-110

Revised 07-21-05

NOTES:

## APPENDIX A: DIFFERENCES BETWEEN "PS" (PROTOTYPE SAMPLE) DEVICES AND FINAL PRODUCTION DEVICES

The dsPIC33F devices marked "PS" have some key differences from the final production devices (devices not marked "PS"). The major differences are listed in this appendix. In addition, there are minor differences in several SFR names, bits and Reset states, which are described in **Section 3.0** "**Memory Organization**" and the corresponding peripheral sections.

## A.1 Device Names

The Prototype Sample devices have a suffix "PS" in their names, as marked on the device package. This distinguishes them from Engineering Sample devices (which are suffixed "ES") and final production devices (that have neither a "PS" nor an "ES" suffix on the device package marking).

Prototype samples are available only for a subset of the final production devices. Please refer to the device tables in this data sheet for a listing of all devices.

## A.2 RAM Sizes

The total RAM size, including the size of the dual ported DMA RAM, is different between each "PS" device and the corresponding final production device. For example, the final production devices have 2 Kbytes DMA RAM, whereas the "PS" devices have 1 Kbyte DMA RAM. Please refer to the device tables in this data sheet for the memory sizes of each dsPIC33F device.

## A.3 Interrupts

The final production devices have four more interrupt sources (vectors) than the "PS" devices do. Also, two of the interrupt vectors are associated with slightly different events from the corresponding interrupts in the "PS" devices. Please refer to **Section 6.0 "Interrupt Controller"** for more details.

#### A.4 DMA Enhancements

Both "PS" and final production devices can perform Direct Memory Access (DMA) data transfers.

In addition to all of the features supported by the DMA controller in the "PS" devices, the DMA controller in the final production devices also supports the Peripheral Indirect Addressing mode. Please refer to **Section 7.0** "**Direct Memory Access (DMA)**" for a description of this feature.

## A.5 Oscillator Operation

The default values of the PLL postscaler and feedback divisor bits are different between the "PS" devices and final production devices. Please refer to **Section 8.0 "Oscillator Configuration"** for the register definitions and Reset states.

## A.6 CAN and Enhanced CAN

The dsPIC33F devices marked "PS" have up to two CAN modules. The functionality and register layout of these modules are identical to those of dsPIC30F devices, and are described in **Section 21.0** "**CAN Module**" of this data sheet. These modules do not provide DMA support.

The final production devices have up to two Enhanced CAN (ECAN<sup>™</sup> technology) modules. These modules have significantly more features than the CAN modules, mainly in the form of an increased number of available buffers, filters and masks, as well as DMA support.

### A.7 ADC Differences

Both "PS" and final production devices contain up to two ADC modules.

The "PS" devices have a 16-word deep ADC result buffer.

The final production devices have enhanced DMA support in the form of additional DMA RAM and Peripheral Indirect Addressing. This renders the 16-word ADC buffer redundant. Hence, the buffer has been replaced by a single ADC Result register.

## A.8 Device Packages

The final production devices are offered in the following TQFP packages:

- 64-pin TQFP 10x10x1 mm
- 80-pin TQFP 12x12x1 mm
- 100-pin TQFP 12x12x1 mm
- 100-pin TQFP 14x14x1 mm

The "PS" devices are offered in the following TQFP packages:

- 64-pin TQFP 10x10x1 mm
- 80-pin TQFP 12x12x1 mm
- 100-pin TQFP 14x14x1 mm

NOTES:

## APPENDIX B: REVISION HISTORY

#### Revision A (October 2005)

• Initial release of this document

#### Revision B (February 2006)

- Updated Register descriptions and memory maps
- Revised Oscillator section
- Updated ADC characteristics
- Updated Thermal Packaging characteristics

NOTES:

## INDEX

Α
A/D Converter
DMA
Initialization
Key Features325
AC Characteristics
Internal RC Accuracy
Load Conditions
AC-Link Mode Operation
16-bit Mode
20-bit Mode
ADC Module
ADC1 Register Map (Devices Marked "PS")64
ADC11 Register Map 63
ADC2 Register Map 63
ADC2 Register Map (Devices Marked "PS")65
Alternate Vector Table (AIVT)101
Arithmetic Logic Unit (ALU)
Assembler
MPASM Assembler
Automatic Clock Stretch
Receive Mode
Transmit Mode 239

## В

Barrel Shifter	43
Bit-Reversed Addressing	
Example	85
Implementation	
Sequence Table (16-Entry)	85
Block Diagrams	
16-bit Timer1 Module	189
A/D Module	
CAN Buffers and Protocol Engine	
Connections for On-Chip Voltage Regulator	
DCI Module	
Device Clock	177, 179
DSP Engine	40
dsPIC33F	30
dsPIC33F CPU Core	
ECAN Module	
Input Capture	197
Output Compare	
PLL	179
PWM Module	
Quadrature Encoder Interface	225
Reset System	91
Shared Port Structure	187
SPI	
Timer2 (16-bit)	193
Timer2/3 (32-bit)	192
UART	
Watchdog Timer (WDT)	

## С

C Compilers
MPLAB C18 356
MPLAB C30 356
CAN Module
Baud Rate Setting 290
CAN1 Register Map74
CAN2 Register Map76
Frame Types 285
Message Reception 287
Message Transmission 289
Modes of Operation 287
Overview
Clock Switching 184
Enabling184
Sequence 184
Code Examples
DMA Sample Initialization Method 165
Erasing a Program Memory Page
Initiating a Programming Sequence
Loading Write Buffers 99
Port Write/Read 188
PWRSAV Instruction Syntax 185
Code Protection
Configuration Bits 341
Description (Table) 342
Configuration Register Map 341
Configuring Analog Port Pins 188
CPU
Control Register 36
CPU Clocking System 178
Options 178
Selection 178
Customer Change Notification Service 417
Customer Notification Service 417
Customer Support 417
D
Data Accumulators and Adder/Subtractor
Data Space Write Saturation
Overflow and Saturation 43

Data Space Write Saturation	43
Overflow and Saturation	41
Round Logic	42
Write Back	42
Data Address Space	47
Alignment	47
Memory Map for dsPIC33F Devices with 16 KBs	
RAM	49
Memory Map for dsPIC33F Devices with 17 KBs	
RAM (PS Devices)	50
Memory Map for dsPIC33F Devices with 30 KBs	
RAM	51
Memory Map for dsPIC33F Devices with 33 KBs	
RAM (PS Devices)	52
Memory Map for dsPIC33F Devices with 8 KBs	
RAM	48
Near Data Space	47
Software Stack	81
Width	47

	Converter Interface (DCI) Module	
DC (	Characteristics	
	I/O Pin Input Specifications	
	I/O Pin Output Specifications	
	Idle Current (IIDLE)	
	Operating Current (IDD)	
	Power-Down Current (IPD)	
	Program Memory	
	Temperature and Voltage Specifications	. 360
DCI		
	Bit Clock Generator	
	Buffer Alignment with Data Frames	
	Buffer Control	
	Buffer Data Alignment	
	Buffer Length Control	
	CSDO Mode Bit Data Justification Control Bit	210
	Device Frequencies for Common Codec CSCK	.310
	•	215
	Frequencies (Table) Digital Loopback Mode	
	Frame Sync Generator	
	Frame Sync Generator	
	Interrupts	
	Introduction	
	Master Frame Sync Operation	
	Module Enable	
	Operation	
	Operation During CPU Idle Mode	
	Operation During CPU Sleep Mode	
	Receive Slot Enable Bits	316
	Receive Status Bits	
	Sample Clock Edge Control Bit	
	Slave Frame Sync Operation	
	Slot Enable Bits Operation with Frame Sync	316
	Slot Status Bits	
	Synchronous Data Transfers	.316
	Transmit Slot Enable Bits	.316
	Transmit Status Bits	
	Transmit/Receive Shift Register	.311
	Underflow Mode Control Bit	.318
	Word Size Selection Bits	.313
DCI	I/O Pins	.311
	COFS	.311
	CSCK	.311
	CSDI	.311
	CSDO	.311
DCI	Module	
	Register Map	
	elopment Support	. 355
Diffe	rences Between "PS" and Final Production	
	Devices	. 407
DMA		
	Interrupts and Traps	
	Request Source Selection	. 164
DMA	Module	~~
	DMA Register Map	
	DMA Register Map (Devices Marked "PS")	
UIVIA	AC Operating Modes	
	Addressing	163
	Byte or Word Transfer Continuous or One-Shot	161
	Manual Transfer	
	Null Data Peripheral Write	
	Ping-Pong	
	Transfer Direction	

DMAC Registers	
DMAxCNT	
DMAxCON	
DMAxPAD	
DMAxREQ	
DMAxSTA	
DMAxSTB	
DSP Engine	
Multiplier	

## Е

ECAN Module	
Baud Rate Setting	
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)	69
ECAN1 Register Map (C1CTRL1.WIN = 0)	
ECAN1 Register Map (C1CTRL1.WIN = 1)	
ECAN2 Register Map (C2CTRL1.WIN = 0 or 1)	
ECAN2 Register Map (C2CTRL1.WIN = 0)	
ECAN2 Register Map (C2CTRL1.WIN = 1)	
Frame Types	
Message Reception	
Message Transmission	
Modes of Operation	
Overview	
Electrical Characteristics	
AC	
Enhanced CAN Module	
Equations	
A/D Conversion Clock Period	327
Bit Clock Frequency	
Calculating the PWM Period	
Calculation for Maximum PWM Resolution	
COFSG Period	
Device Operating Frequency	
PWM Period	
PWM Resolution	
Relationship Between Device and SPI Clock	200
Speed	232
Serial Clock Rate	
Time Quantum for Clock Generation	
UART Baud Rate with BRGH = 0	
UART Baud Rate with BRGH = 1	
Errata	-
LITala	
F	
Flash Program Memory	95
Control Registers	
Operations	
Programming Algorithm	
RTSP Operation	
Table Instructions	
Flexible Configuration	
FIEXIBLE Configuration	
Delay for Crystal and PLL Clock Sources	0/
Device Resets	
1	
I/O Ports	187
Parallel I/O (PIO)	
Write/Read Timing	
winto/rtodu Tilling	

#### l<sup>2</sup>C

1 <sup>2</sup> C
Addresses 239
Baud Rate Generator237
General Call Address Support 239
Interrupts237
IPMI Support 239
Master Mode Operation
Clock Arbitration
Multi-Master Communication, Bus Collision
and Bus Arbitration
Operating Modes
Registers
Slave Address Masking
Slope Control
Software Controlled Clock Stretching
(STREN = 1)
I2C1 Register Map
I2C2 Register Map
Data Justification
Frame and Data Word Length Selection
-
In-Circuit Debugger
In-Circuit Serial Programming (ICSP)
Infrared Support
Built-in IrDA Encoder and Decoder
External IrDA, IrDA Clock Output
Input Capture
Registers
Input Change Notification Module
Instruction Addressing Modes
File Register Instructions
Fundamental Modes Supported
MAC Instructions
MCU Instructions81
Move and Accumulator Instructions
Other Instructions82
Instruction Set
Overview
Summary
Instruction-Based Power-Saving Modes 185
Idle
Sleep
Internal RC Oscillator
Use with WDT344
Internet Address
Interrupt Control and Status Registers
IECx
IFSx
INTCON1
INTCON2
IPCx
Initialization
Interrupt Service Routine
Interrupt Vector Table (IVT)
Interrupts Coincident with Power Save Instructions
J
JTAG Boundary Scan Interface

#### Μ

Memory Organization	
Microchip Internet Web Site	
Modes of Operation	
Disable	
Initialization	
Listen All Messages 257, 287	
Listen Only 257, 287	
Loopback 257, 287	
Normal Operation 257, 287	
Modulo Addressing 82	
Applicability	
Operation Example	
Start and End Address	
W Address Register Selection 83	
Motor Control PWM	
Motor Control PWM Module	
8-Output Register Map 60	
MPLAB ASM30 Assembler, Linker, Librarian	
MPLAB ICD 2 In-Circuit Debugger	
MPLAB ICE 2000 High-Performance Universal	
In-Circuit Emulator	
MPLAB ICE 4000 High-Performance Universal	
In-Circuit Emulator	
MPLAB Integrated Development Environment	
Software	
MPLAB PM3 Device Programmer	
MPLINK Object Linker/MPLIB Object Librarian	

#### Ν

NVM Module	
Register Map	80

#### 0

Open-Drain Configuration	188
Output Compare	199
Registers	202

#### Ρ

Packaging	401
Details	402
Marking	401
Peripheral Module Disable (PMD)	186
PICSTART Plus Development Programmer	358
Pinout I/O Descriptions (table)	31
PMD Module	
Register Map	80
POR and Long Oscillator Start-up Times	
PORTA	
Register Map	
PORTB	
Register Map	
PORTC	
Register Map	
PORTD	
Register Map	
PORTE	
Register Map	
PORTF	
Register Map	
PORTG	
Register Map	80
Power-Saving Features	
Clock Frequency and Switching	

# dsPIC33F

Program Address Space	45
Construction	86
Data Access from Program Memory Using	
Program Space Visibility	89
Data Access from Program Memory Using Table	
Instructions	88
Data Access from, Address Generation	00
Memory Map	45
Table Read Instructions	~~
TBLRDH	
TBLRDL	
Visibility Operation	89
Program Memory	
Interrupt Vector	46
Organization	46
Reset Vector	46
Pulse-Width Modulation Mode	200
PWM	
Center-Aligned	207
Complementary Mode	
Complementary Output Mode	
Duty Cycle	
Edge-Aligned	
Independent Output Mode	
Operation During CPU Idle Mode	
Operation During CPU Sleep Mode	
Output Override	
Output Override Synchronization	
Period200,	206
Single Pulse Mode	209
PWM Dead-Time Generators	208
Assignment	
Ranges	
Selection Bits (table)	
PWM Duty Cycle	
Comparison Units	207
Immediate Updates	
Register Buffers	
PWM Fault Pins	
Enable Bits	
Fault States	
Input Modes	
Cycle-by-Cycle	
Latched	211
Priority	210
PWM Output and Polarity Control	210
Output Pin Control	210
PWM Special Event Trigger	211
Postscaler	
PWM Time Base	205
Continuous Up/Down Count Modes	
Double Update Mode	
Free-Running Mode	
Postscaler	
Prescaler	
Single-Shot Mode	
0	
PWM Update Lockout	211

#### **Q** QE

QEI	
16-bit Up/Down Position Counter Mode	226
Alternate 16-bit Timer/Counter	227
Count Direction Status	226
Error Checking	226
Interrupts	228
Logic	226
Operation During CPU Idle Mode	227
Operation During CPU Sleep Mode	227
Position Measurement Mode	226
Programmable Digital Noise Filters	227
Timer Operation During CPU Idle Mode	228
Timer Operation During CPU Sleep Mode	227
Quadrature Encoder Interface (QEI)	225
Quadrature Encoder Interface (QEI) Module	
Register Map	60

## R

Reader Response Registers	418
ADxCHS0 (ADCx Input Channel 0 Select	337
ADxCHS123 (ADCx Input Channel 1, 2, 3	
Select)	
ADxCON1 (ADCx Control 1)	328
ADxCON1 (ADCx Control 1, "PS" Devices)	330
ADxCON2 (ADCx Control 2)	332
ADxCON2 (ADCx Control 2, "PS" Devices)	333
ADxCON3 (ADCx Control 3)	
ADxCON4 (ADCx Control 4)	
ADxCSSH (ADCx Input Scan Select High)	
ADxCSSL (ADCx Input Scan Select Low)	
ADxPCFGH (ADCx Port Configuration High)	
ADxPCFGL (ADCx Port Configuration Low)	
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	272
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)	
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)	
CiCFG1 (CAN Baud Rate Configuration 1)	
CiCFG1 (ECAN Baud Rate Configuration 1)	
CiCFG2 (CAN Baud Rate Configuration 2)	
CiCFG2 (ECAN Baud Rate Configuration 2)	
CiCTRL (CAN Module Control and Status)	
CiCTRL1 (ECAN Control 1)	
CiCTRL2 (ECAN Control 2)	
CiEC (CAN Transmit/Receive Error Count)	
CiEC (ECAN Transmit/Receive Error Count)	
CIFCTRL (ECAN FIFO Control)	265
CiFEN1 (ECAN Acceptance Filter Enable)	
CiFIFO (ECAN FIFO Status)	
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection)	
CIINTE (CAN Interrupt Enable)	
CIINTE (ECAN Interrupt Enable)	268
CiINTF (CAN Interrupt Flag)	
CiINTF (ECAN Interrupt Flag)	267
CiRX0CON (CAN Receive Buffer 0 Status and	
Control)	296
CiRX1CON (CAN Receive Buffer 1 Status and	
Control)	297
CiRXFnEID (ECAN Acceptance Filter n Extended	
Identifier)	275
CiRXFnEIDH (CAN Acceptance Filter n Extended	
Identifier High)	301
CiRXFnEIDL (CAN Acceptance Filter n Extended	
Identifier Low)	301

CiRXFnSID (CAN Acceptance Filter n Standard
Identifier)
Identifier)275
CiRXFUL1 (ECAN Receive Buffer Full 1) 278
CiRXFUL2 (ECAN Receive Buffer Full 2)278
CiRXMnEID (ECAN Acceptance Filter Mask n
Extended Identifier)277 CiRXMnEIDH (CAN Acceptance Filter Mask n
Extended Identifier High)
CiRXMnEIDL (CAN Acceptance Filter Mask n
Extended Identifier Low)
CiRXMnSID (CAN Acceptance Filter Mask n
Standard Identifier)
CiRXMnSID (ECAN Acceptance Filter Mask n
Standard Identifier)
Word m)
CiRXnDLC (CAN Receive Buffer n Data Length
Control)
CiRXnEID (CAN Receive Buffer n Extended
Identifier)
CiRXnSID (CAN Receive Buffer n Standard
Identifier)
CIRXOVF1 (ECAN Receive Buffer Overflow 1)
CiTRBnDLC (ECAN Buffer n Data Length
Control)
CiTRBnDm (ECAN Buffer n Data Field Byte m) 282
CiTRBnEID (ECAN Buffer n Extended Identifier) 281
CiTRBnSID (ECAN Buffer n Standard Identifier) 281
CITRBNSTAT (ECAN Receive Buffer n Status)
CiTXnBm (CAN Transmit Buffer n Data Field
Word m)
CiTXnCON (CAN Transmit Buffer n Status and
Control) 293
CiTXnDLC (CAN Transmit Buffer n Data Length
Control)
CiTXnEID (CAN Transmit Buffer n Extended
Identifier)
Identifier)
CiVEC (ECAN Interrupt Code)
CLKDIV (Clock Divisor)
CORCON (Core Control)
DCICON1 (DCI Control 1)
DCICON2 (DCI Control 2)
DCISTAT (DCI Status)
DMACS (DMA Controller Status, "PS" Devices) 174
DMACS0 (DMA Controller Status 0)171
DMACS1 (DMA Controller Status 1) 173
DMAxCNT (DMA Channel x Transfer Count) 170
DMAxCON (DMA Channel x Control)
DMAxCON (DMA Channel x Control, "PS" Devices)
DMAxPAD (DMA Channel x Peripheral Address) 170
DMAxREQ (DMA Channel x IRQ Select)
DMAxSTA (DMA Channel x RAM Start
Address A) 169
DMAxSTB (DMA Channel x RAM Start
Address B)
DSADR (Most Recent DMA RAM Address)175 DTCON1 (Dead-Time Control 1)217
DTCON1 (Dead-Time Control 7)

FLTACON (Fault A Control) 219
FLTBCON (Fault B Control) 220
I2CxCON (I2Cx Control)
I2CxMSK (I2Cx Slave Mode Address Mask) 245
I2CxSTAT (I2Cx Status)
ICxCON (Input Capture x Control)
IEC0 (Interrupt Enable Control 0) 124
IEC1 (Interrupt Enable Control 1) 126
IEC2 (Interrupt Enable Control 2) 128
IEC2 (Interrupt Enable Control 2, "PS" Devices) 130
IEC3 (Interrupt Enable Control 3) 132
IEOO (Interrupt Enable Control 0)
IEC3 (Interrupt Enable Control 3, "PS" Devices) 134
IEC4 (Interrupt Enable Control 4) 136
IEC4 (Interrupt Enable Control 4, "PS" Devices) 137
IFS0 (Interrupt Flag Status 0) 110
IFS1 (Interrupt Flag Status 1) 112
IFS2 (Interrupt Flag Status 2) 114
IFS2 (Interrupt Flag Status 2, "PS" Devices) 116
IFS3 (Interrupt Flag Status 3) 118
IFS3 (Interrupt Flag Status 3, "PS" Devices)
IFS4 (Interrupt Flag Status 4) 122
IFS4 (Interrupt Flag Status 4, "PS" Devices) 123
INTCON1 (Interrupt Control 1) 107
INTCON2 (Interrupt Control 2) 109
IPC0 (Interrupt Priority Control 0) 138
IPC1 (Interrupt Priority Control 1) 139
IPC10 (Interrupt Priority Control 10) 149
IPC11 (Interrupt Priority Control 11) 150
IPC12 (Interrupt Priority Control 12) 151
IPC13 (Interrupt Priority Control 13) 152
IPC13 (Interrupt Priority Control 13, "PS"
Devices) 153
IPC14 (Interrupt Priority Control 14) 154
IPC14 (Interrupt Priority Control 14, "PS"
Devices) 155
Devices) 155
Devices)
Devices)
Devices)
Devices)
Devices)155IPC15 (Interrupt Priority Control 15)156IPC16 (Interrupt Priority Control 16)157IPC17 (Interrupt Priority Control 17)158IPC2 (Interrupt Priority Control 2)140
Devices)155IPC15 (Interrupt Priority Control 15)156IPC16 (Interrupt Priority Control 16)157IPC17 (Interrupt Priority Control 17)158IPC2 (Interrupt Priority Control 2)140IPC3 (Interrupt Priority Control 3)141
Devices)155IPC15 (Interrupt Priority Control 15)156IPC16 (Interrupt Priority Control 16)157IPC17 (Interrupt Priority Control 17)158IPC2 (Interrupt Priority Control 2)140IPC3 (Interrupt Priority Control 3)141IPC4 (Interrupt Priority Control 4)142
Devices)155IPC15 (Interrupt Priority Control 15)156IPC16 (Interrupt Priority Control 16)157IPC17 (Interrupt Priority Control 17)158IPC2 (Interrupt Priority Control 2)140IPC3 (Interrupt Priority Control 3)141IPC4 (Interrupt Priority Control 4)142
Devices)155IPC15 (Interrupt Priority Control 15)156IPC16 (Interrupt Priority Control 16)157IPC17 (Interrupt Priority Control 17)158IPC2 (Interrupt Priority Control 2)140IPC3 (Interrupt Priority Control 3)141IPC4 (Interrupt Priority Control 4)142IPC5 (Interrupt Priority Control 5)143
Devices)155IPC15 (Interrupt Priority Control 15)156IPC16 (Interrupt Priority Control 16)157IPC17 (Interrupt Priority Control 17)158IPC2 (Interrupt Priority Control 2)140IPC3 (Interrupt Priority Control 3)141IPC4 (Interrupt Priority Control 4)142IPC5 (Interrupt Priority Control 5)143IPC6 (Interrupt Priority Control 6)144
Devices)155IPC15 (Interrupt Priority Control 15)156IPC16 (Interrupt Priority Control 16)157IPC17 (Interrupt Priority Control 17)158IPC2 (Interrupt Priority Control 2)140IPC3 (Interrupt Priority Control 3)141IPC4 (Interrupt Priority Control 4)142IPC5 (Interrupt Priority Control 5)143IPC6 (Interrupt Priority Control 6)144IPC7 (Interrupt Priority Control 7)145
Devices)155IPC15 (Interrupt Priority Control 15)156IPC16 (Interrupt Priority Control 16)157IPC17 (Interrupt Priority Control 17)158IPC2 (Interrupt Priority Control 2)140IPC3 (Interrupt Priority Control 3)141IPC4 (Interrupt Priority Control 4)142IPC5 (Interrupt Priority Control 5)143IPC6 (Interrupt Priority Control 6)144IPC7 (Interrupt Priority Control 7)145
Devices)155IPC15 (Interrupt Priority Control 15)156IPC16 (Interrupt Priority Control 16)157IPC17 (Interrupt Priority Control 17)158IPC2 (Interrupt Priority Control 2)140IPC3 (Interrupt Priority Control 3)141IPC4 (Interrupt Priority Control 4)142IPC5 (Interrupt Priority Control 5)143IPC6 (Interrupt Priority Control 6)144IPC7 (Interrupt Priority Control 7)145IPC8 (Interrupt Priority Control 8)146
Devices)
Devices)155IPC15 (Interrupt Priority Control 15)156IPC16 (Interrupt Priority Control 16)157IPC17 (Interrupt Priority Control 17)158IPC2 (Interrupt Priority Control 2)140IPC3 (Interrupt Priority Control 3)141IPC4 (Interrupt Priority Control 4)142IPC5 (Interrupt Priority Control 5)143IPC6 (Interrupt Priority Control 6)144IPC7 (Interrupt Priority Control 7)145IPC8 (Interrupt Priority Control 8)146IPC8 (Interrupt Priority Control 8)147IPC9 (Interrupt Priority Control 9)148NVMCOM (Flash Memory Control)97OCxCON (Output Compare x Control)202OSCCON (Oscillator Control)180
Devices)155IPC15 (Interrupt Priority Control 15)156IPC16 (Interrupt Priority Control 16)157IPC17 (Interrupt Priority Control 17)158IPC2 (Interrupt Priority Control 2)140IPC3 (Interrupt Priority Control 3)141IPC4 (Interrupt Priority Control 4)142IPC5 (Interrupt Priority Control 5)143IPC6 (Interrupt Priority Control 6)144IPC7 (Interrupt Priority Control 7)145IPC8 (Interrupt Priority Control 8)146IPC8 (Interrupt Priority Control 8)147IPC9 (Interrupt Priority Control 9)148NVMCOM (Flash Memory Control)97OCxCON (Output Compare x Control)202OSCCUN (FRC Oscillator Tuning)183
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 17)         158           IPC2 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8)         146           IPC9 (Interrupt Priority Control 8)         147           IPC9 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control)         97           OCxCON (Output Compare x Control)         202           OSCCON (Oscillator Control)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         221
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 17)         158           IPC2 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8)         146           IPC9 (Interrupt Priority Control 8)         147           IPC9 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control)         97           OCxCON (Output Compare x Control)         202           OSCCON (Oscillator Control)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         221
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 17)         158           IPC2 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC9 (Interrupt Priority Control 8)         147           IPC9 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control)         97           OSCCON (Oscillator Control)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         221           PDC1 (PWM Duty Cycle 1)         222
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 17)         158           IPC2 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC9 (Interrupt Priority Control 8, "PS"         147           Devices)         147           IPC9 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control)         97           OSCCON (Oscillator Control)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         221           PDC1 (PWM Duty Cycle 1)         222           PDC2 (PWM Duty Cycle 2)         222
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 17)         158           IPC2 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8)         146           IPC9 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control)         97           OCxCON (Output Compare x Control)         202           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         221           PDC1 (PWM Duty Cycle 1)         222           PDC2 (PWM Duty Cycle 2)         222           PDC3 (PWM Duty Cycle 3)         223
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 17)         158           IPC2 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8)         146           IPC9 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control)         97           OCxCON (Output Compare x Control)         202           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         221           PDC1 (PWM Duty Cycle 1)         222           PDC2 (PWM Duty Cycle 2)         222           PDC3 (PWM Duty Cycle 3)         223
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 17)         158           IPC2 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control 9)         148           NVMCOM (Flash Memory Control 9)         140           OSCCON (Oscillator Control)         202           OSCCON (Override Control)         180           OVDCON (Override Control)         221           PDC1 (PWM Duty Cycle 1)         222           PDC2 (PWM Duty Cycle 2)         222           PDC3 (PWM Duty Cycle 4)         223
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 17)         158           IPC2 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 3)         141           IPC5 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8, "PS"         147           Devices)         147           IPC9 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control 9)         148           NVMCOM (Flash Memory Control)         97           OSCCON (Oscillator Control)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         221           PDC1 (PWM Duty Cycle 1)         222           PDC3 (PWM Duty Cycle 3)         223           PDC4 (PWM Duty Cycle 4)         223           <
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control 9)         148           NVMCOM (Flash Memory Control 9)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         221           PDC1 (PWM Duty Cycle 1)         222           PDC3 (PWM Duty Cycle 3)         223           PDC4 (PWM Duty Cycle 4)         223           PLLFBD (PLL Feedback Divisor)         182           PTCON (PWM Time Base Control)         212
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 17)         158           IPC2 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 3)         141           IPC5 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8, "PS"         147           Devices)         147           IPC9 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control 9)         148           NVMCOM (Flash Memory Control)         97           OSCCON (Oscillator Control)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         221           PDC1 (PWM Duty Cycle 1)         222           PDC3 (PWM Duty Cycle 3)         223           PDC4 (PWM Duty Cycle 4)         223           <
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control 9)         148           NVMCOM (Flash Memory Control 9)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         221           PDC1 (PWM Duty Cycle 1)         222           PDC3 (PWM Duty Cycle 3)         223           PDC4 (PWM Duty Cycle 4)         223           PLLFBD (PLL Feedback Divisor)         182           PTCON (PWM Time Base Control)         212
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control 9)         148           NVMCOM (Flash Memory Control 9)         148           NVMCOM (Flash Memory Control)         97           OSCCON (Oscillator Control)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         221           PDC3 (PWM Duty Cycle 1)         222           PDC3 (PWM Duty Cycle 3)         223           PDC4 (PWM Duty Cycle 4)         223           PLFBD (PLL Feedback Divisor)         182
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control 9)         148           NVMCOM (Flash Memory Control)         97           OSCCON (Oscillator Control)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         222           PDC3 (PWM Duty Cycle 1)         222           PDC3 (PWM Duty Cycle 3)         223           PDC4 (PWM Duty Cycle 4)         223           PLFBD (PLL Feedback Divisor)         182           PTCON (PWM Time Base Control)         212
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control 9)         148           NVMCOM (Flash Memory Control 9)         148           NVMCOM (Flash Memory Control)         97           OSCCON (Oscillator Control)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         221           PDC3 (PWM Duty Cycle 1)         222           PDC3 (PWM Duty Cycle 3)         223           PDC4 (PWM Duty Cycle 4)         223           PLFBD (PLL Feedback Divisor)         182
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control 9)         148           NVMCOM (Flash Memory Control)         97           OSCCON (Oscillator Control)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         222           PDC3 (PWM Duty Cycle 3)         223           PDC4 (PWM Duty Cycle 3)         223           PLFBD (PLL Feedback Divisor)         182           PTCON (PWM Time Base Control)         212           PTMR (PWM Timer Count Value)         213      <
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control 9)         148           NVMCOM (Flash Memory Control)         97           OSCCON (Oscillator Control)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         222           PDC2 (PWM Duty Cycle 1)         222           PDC2 (PWM Duty Cycle 2)         222           PDC3 (PWM Duty Cycle 4)         223           PLLFBD (PLL Feedback Divisor)         182           PTCON (PWM Time Base Control)         213
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 9)         147           IPC9 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control)         97           OSCCON (Oscillator Control)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         222           PDC2 (PWM Duty Cycle 1)         222           PDC2 (PWM Duty Cycle 2)         222           PDC3 (PWM Duty Cycle 4)         223           PLFBD (PLL Feedback Divisor)         182           PTCON (PWM Time Base Control)         212 <t< td=""></t<>
Devices)         155           IPC15 (Interrupt Priority Control 15)         156           IPC16 (Interrupt Priority Control 16)         157           IPC17 (Interrupt Priority Control 2)         140           IPC3 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 3)         141           IPC4 (Interrupt Priority Control 4)         142           IPC5 (Interrupt Priority Control 5)         143           IPC6 (Interrupt Priority Control 6)         144           IPC7 (Interrupt Priority Control 7)         145           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 8)         146           IPC8 (Interrupt Priority Control 9)         148           NVMCOM (Flash Memory Control 9)         148           NVMCOM (Flash Memory Control)         97           OSCCON (Oscillator Control)         180           OSCTUN (FRC Oscillator Tuning)         183           OVDCON (Override Control)         222           PDC2 (PWM Duty Cycle 1)         222           PDC2 (PWM Duty Cycle 2)         222           PDC3 (PWM Duty Cycle 4)         223           PLLFBD (PLL Feedback Divisor)         182           PTCON (PWM Time Base Control)         213

SPIxCON1 (SPIx Control 1)	
SPIxCON2 (SPIx Control 2)	235
SPIxSTAT (SPIx Status and Control)	233
SR (CPU Status)	36, 106
T1CON (Timer1 Control)	190
TSCON (DCI Transmit Slot Control)	324
TxCON (T2CON, T4CON, T6CON or T8CON	
Control)	194
TyCON (T3CON, T5CON, T7CON or T9CON	
Control)	195
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	
Reset	
Clock Source Selection	93
Special Function Register Reset States	94
Times	93
Reset Sequence	101
Resets	91

## S

Serial Peripheral Interface (SPI)	229
Setup for Continuous Output Pulse Generation	199
Setup for Single Output Pulse Generation	199
Software Simulator (MPLAB SIM)	356
Software Stack Pointer, Frame Pointer	
CALL Stack Frame	81
Special Features of the CPU	341
Master, Frame Master Connection	231
Master/Slave Connection	231
Slave, Frame Master Connection	232
Slave, Frame Slave Connection	232
SPI Module	
SPI1 Register Map	62
SPI2 Register Map	62
Symbols Used in Opcode Descriptions System Control	348
Register Map	80

## Т

Temperature and Voltage Specifications	
AC	865
Timer11	89
Timer2/3, Timer4/5, Timer6/7 and Timer8/91	91
Timing Characteristics	
CLKO and I/O	868
Timing Diagrams	
10-bit $A/D$ Conversion (CHPS = 01, SIMSAM = 0,	
ASAM = 0, SSRC = 000)	395
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0,	
ASAM = 1, SSRC = 111, SAMC = 00001)	396
12-bit A/D Conversion (ASAM = 0, SSRC = 000)3	898
CAN Bit	
CAN I/O	392
Center-Aligned PWM2	207
DCI AC-Link Mode	
DCI Multi -Channel, I <sup>2</sup> S Modes	
Dead-Time	
ECAN Bit2	
Edge-Aligned PWM2	
External Clock	
Frame Sync, AC-Link Start-of-Frame	
Frame Sync, Multi-Channel Mode	
I2Cx Bus Data (Master Mode)	
I2Cx Bus Data (Slave Mode)	
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	
I <sup>2</sup> S Interface Frame Sync	

Input Capture (CAPx)	374
Motor Control PWM	376
Motor Control PWM Fault	376
OC/PWM	
Output Compare (OCx)	374
QEA/QEB Input	
QEI Module Index Pulse	
Reset, Watchdog Timer, Oscillator Start-up	
Timer and Power-up Timer	369
SPIx Master Mode (CKE = 0)	
SPIx Master Mode (CKE = 1)	380
SPIx Slave Mode (CKE = 0)	
SPIx Slave Mode (CKE = 1)	
Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock	
TimerQ (QEI Module) External Clock	
Timing Requirements	575
CLKO and I/O	368
DCI AC-Link Mode	
DCI Multi-Channel, I <sup>2</sup> S Modes	
External Clock	
Input Capture	
Timing Specifications	3/4
10-bit A/D Conversion Requirements	207
12-bit A/D Conversion Requirements	
•	
CAN I/O Requirements	
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	
Motor Control PWM Requirements	
Output Compare Requirements	
PLL Clock	
QEI External Clock Requirements	
QEI Index Pulse Requirements	
Quadrature Decoder Requirements	3//
Reset, Watchdog Timer, Oscillator Start-up Timer,	
Power-up Timer and Brown-out Reset	070
Requirements	
Simple OC/PWM Mode Requirements	
SPIx Master Mode (CKE = 0) Requirements	
SPIx Master Mode (CKE = 1) Requirements	
SPIx Slave Mode (CKE = 0) Requirements	
SPIx Slave Mode (CKE = 1) Requirements	
Timer1 External Clock Requirements	371
Timer2, Timer4, Timer6 and Timer8 External	
Clock Requirements	372
Timer3, Timer5, Timer7 and Timer9 External	
Clock Requirements	372
U	
UART	

# U U/

UART	
Baud Rate Generator (BRG)	248
Break and Sync Transmit Sequence	249
Flow Control Using UxCTS and UxRTS Pins	249
Receiving in 8-bit or 9-bit Data Mode	249
Transmitting in 8-bit Data Mode	249
Transmitting in 9-bit Data Mode	249
UART Module	
UART1 Register Map	62
UART2 Register Map	62
V	
Voltage Regulator (On-Chip)	343
W	
Watchdog Timer (WDT)	341, 344
Programming Considerations	344
WWW Address	
WWW, On-Line Support	

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

## **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fron	n: Name	
	Company	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appl	lication (optional):	
Wou	Ild you like a reply?YN	
Devi	ice: dsPIC33F	Literature Number: DS70165B
Que	stions:	
1. \	What are the best features of this do	ocument?
-		
2.	How does this document meet your	hardware and software development needs?
_		
-		
3.	Do you find the organization of this o	document easy to follow? If not, why?
-		
-		
4.	What additions to the document do y	you think would enhance the structure and subject?
-		
5.	What deletions from the document c	could be made without affecting the overall usefulness?
-		
- -	le there environment or misleading i	
6.	Is there any incorrect or misleading i	momation (what and where)?
-		
7.	How would you improve this docume	ent?
-		
=		

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Product Group Pin Count Tape and Reel Fl	memory, 100-pin, Industrial temp., TQFP package, Prototype Sample.
Architecture	33 = 16-bit Digital Signal Controller
Flash Memory Family	FJ = Flash program memory, 3.3V
Product Group	GP2=General purpose familyGP3=General purpose familyGP5=General purpose familyGP7=General purpose familyMC5=Motor control familyMC7=Motor control family
Pin Count	06 = 64-pin 08 = 80-pin 10 = 100-pin
Temperature Range	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial)
Package	PT = 10x10 or 12x12 mmTQFP (Thin Quad Flatpack) PF = 14x14 mmTQFP (Thin Quad Flatpack)



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

**San Jose** Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

**China - Fuzhou** Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Shunde** Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-2229-0061 Fax: 91-80-2229-0062

India - New Delhi Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Gumi** Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Penang** Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-572-9526 Fax: 886-3-572-6459

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820