



TLV5632 SLAS269D-MAY 2000-REVISED MARCH 2004

8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN AND INTERNAL REFERENCE


FEATURES

- Eight Voltage Output DACs in One Package
 - TLV5630 ...12-Bit
 - TLV5631 ... 10-Bit
 - TLV5632 . . . 8-Bit
 - 1 µs in Fast Mode
 - 3 µs in Slow Mode
- Programmable Settling Time vs Power Consumption
 - 1 µs in Fast Mode
 - 3 µs in Slow Mode
 - 18 mW in Slow Mode at 3 V
 - 48 mW in Fast Mode at 3 V
- Compatible With TMS320 and SPI Serial Ports
- Monotonic Over Temperature
- Low Power Consumption:
 - 18 mW in Slow Mode at 3 V
 - 48 mW in Fast Mode at 3 V
- Power-Down Mode
- Internal Reference
- Data Output for Daisy-Chaining

APPLICATIONS

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices

DW OR PW PACKAGE (TOP VIEW)



DESCRIPTION

The TLV5630, TLV5631, and TLV5632 are pin-compatible, eight-channel, 12-/10-/8-bit voltage output DACs each with a flexible serial interface. The serial interface allows glueless interface to TMS320 and SPI, QSPI, and Microwire serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

Additional features are a power-down mode, an $\overline{\text{LDAC}}$ input for simultaneous update of all eight DAC outputs, and a data output which can be used to cascade multiple devices, and an internal programmable band-gap reference.

The resistor string output voltage is buffered by a rail-to-rail output amplifier with a programmable settling time to allow the designer to optimize speed vs power dissipation. The buffered, high-impedance reference input can be connected to the supply voltage.

Implemented with a CMOS process, the DACs are designed for single-supply operation from 2.7 V to 5.5 V. The devices are available in 20-pin SOIC and TSSOP packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTIONS

		PACKAGE					
'A	SOIC (DW)	TSSOP (PW)	RESOLUTION				
	TLV5630IDW	TLV5630IPW	12				
40°C to 85°C	TLV5631IDW	TLV5631IPW	10				
	TLV5632IDW	TLV5632IPW	8				

FUNCTIONAL BLOCK DIAGARAM



Terminal Functions

TERM	INAL		
NAME	NO.	1/0	DESCRIPTION
AGND	10	Р	Analog ground
AV _{DD}	11	Р	Analog power supply
DGND	1	Р	Digital ground
DIN	2	- 1	Digital serial data input
DOUT	19	0	Digital serial data output
DV _{DD}	20	Р	Digital power supply
FS	4	- 1	Frame sync input
LDAC	18	- 1	Load DAC. The DAC outputs are only updated, if this signal is low. It is an asynchronous input.
MODE	17	- 1	DSP/ μ C mode pin. High = μ C mode, NC = DSP mode.
PRE	5	I	Preset input
REF	16	I/O	Voltage reference input/output
SCLK	3	I	Serial clock input
OUTA-OUTH	12-15, 6-9	0	DAC outputs A, B, C, D, E, F, G and H



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature (unless otherwise noted) (1)

	UNIT
Supply voltage, (AV _{DD} , DV _{DD} to GND)	7 V
Reference input voltage range	- 0.3 V to AV _{DD} + 0.3
Digital input voltage range	- 0.3 V to DV _{DD} + 0.3
Operating free-air temperature range, T _A	-40°C to 85°C
Storage temperature range, T _{stg}	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

⁽¹⁾ Stresses beyond those listed under, absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under, recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
Cumply valtage AV DV	5-V operation	4.5	5	5.5	V
Supply voltage, AV _{DD} , DV _{DD}	3-V operation	2.7	3	3.3	V
High lovel digital input V	DV _{DD} = 2.7 V	2			V
High-level digital input, V _{IH}	DV _{DD} = 5.5 V	2.4			V
Low lovel digital input V	DV _{DD} = 2.7 V			0.6	V
Low-level digital input, V _{IL}	DV _{DD} = 5.5 V			1.0	v
Peferance voltage V	$AV_{DD} = 5 V$	GND	2.048	AV_DD	V
Reference voltage, V _{ref}	$AV_{DD} = 3 V$	GND	1.024	AV_DD	V
Analog output load resistance, R _L		2			kΩ
Analog output load capacitance, C _L				100	pF
Clock frequency, f _{CLK}				30	MHz
Operating free-air temperature, T _A		-40		85	°C



ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

POR POR POR PSRR POR PSRR POR PSRR POR POR POR POR POR POR POR POR POR P	Power supply current Power-down supply current Power on threshold Power supply rejection atio	No load, All V _{ref} = 2.048	inputs = DV _{DD} or GND, V,	Fast Slow		16	21	mA
POR POR POR POR PSRR POR PSRR POR POR POR POR POR POR POR POR POR P	Power-down supply current Power on threshold Power supply rejection atio	No load, All V _{ref} = 2.048	inputs = DV_{DD} or GND, V ,					mA
POR POR POR PER POR PSRR POR POR POR POR POR POR POR POR POR P	Power-down supply current Power on threshold Power supply rejection atio	V _{ref} = 2.048	V,	Slow		•	_	IIIA
POR	Power on threshold Power supply rejection atio			ref = 2.046 V, Slow				
PSRR Pra STATIC DA R INL In DNL Di E _{ZS} TC Ze fice	Power supply rejection atio					0.1		μΑ
STATIC DA RI INL In DNL Di E _{ZS} TC Ze fice	atio					2		V
INL In DNL Di E _{ZS} Ze sc E _{ZS} TC Ze fice		Full scale, S	See ⁽¹⁾			50		dB
INL In DNL Di E _{ZS} Ze sc E _{ZS} TC Ze fice	AC SPECIFICATIONS							
INL In DNL Di E _{ZS} Ze sc E _{ZS} TC Ze fice		TLV5630				12		Bits
DNL Di E _{ZS} Zc sc E _{ZS} TC Zc fic	Resolution	TLV5631				10		Bits
DNL Di E _{ZS} Zc sc E _{ZS} TC Zc fic		TLV5632				8		Bits
DNL Di E _{ZS} Zc sc E _{ZS} TC Zc fic		TLV5630		Code 40 to 4095		±2	±6	LSB
E _{ZS} TC fice	ntegral nonlinearity	TLV5631	V _{ref} = 1 V, 2 V	Code 20 to 1023		±0.5	±2	LSB
E _{ZS} TC fice		TLV5632		Code 6 to 255		±0.3	±1	LSB
E _{ZS} TC fice		TLV5630		Code 40 to 4095		±0.5	±1	LSB
E _{ZS} TC Ze	Differential nonlinearity	TLV5631	V _{ref} = 1 V, 2 V	Code 20 to 1023		±0.1	±1	LSB
E _{ZS} TC Ze		TLV5632		Code 6 to 255		±0.1	±1	LSB
Ezs TC fic	Zero scale error (offset e cale)	rror at zero					±30	mV
E _G G	Cero scale error tempera	ture coef-	ure coef-					μV/°C
	Gain error			1		±0.6	%Full Scale V	
EGTC G	Sain error temperature c	oefficient				10		ppm/°C
OUTPUT S	PECIFICATIONS							
V _O V _O	oltage output range	$R_L = 10 \text{ k}\Omega$			0		AV _{DD} -0.4	V
	Output load regulation ccuracy	R _L = 2 kΩ v	s 10 kΩ				±0.3	%Full Scale V
REFERENC	CE OUTPUT							
V _{REFOU} Lo	ow reference voltage	V _{DD} > 4.75	V		1.010	1.024	1.040	V
V _{REFOU} H	ligh reference voltage				2.020	2.048	2.096	V
I _{ref(Sourc} O	Output source current						1	mA
	Output sink current				-1			mA
Lo	oad capacitance	See (2)			1	10		μF
	Power supply rejection atio					60		dB
REFERENC	CE INPUT							
V _I In	nput voltage range				0		AV_DD	V
R _I In	nput resistance					50		kΩ
C _i In	anut canacitanas				I	10		pF
	nput capacitance							<u> </u>
ba	Reference input	V _{ref} = 0.4 V ₁	_{op} + 2.048 Vdc, = 0x800	Fast		2.2		MHz

Power supply rejection ratio at full scale is measured by varying AV_{DD} and is given by: $PSRR = 20 log [(E_G(AV_{DD}max) - E_G(AV_{DD}min))/V_{DD}max]$ In parallel with a 100-nF capacitor

⁽²⁾



ELECTRICAL CHARACTERISTICS (continued)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
	Reference feedthrough	$V_{ref} = 2 V_{pp}$ at 1 kHz + 2.048 Vdc, Se	ee ⁽³⁾		84		dB
DIGITA	AL INPUTS				,		
I _{IH}	High-level digital input current	$V_I = DV_{DD}$				1	μΑ
I _{IL}	Low-level digital input current	V _I = 0 V	1			μΑ	
Cı	Input capacitance				8		pF
DIGITA	AL OUTPUT			•			
V _{OH}	High-level digital output voltage	$R_L = 10 \text{ k}\Omega$	2.6			V	
V _{OL}	Low-level digital output voltage	$R_L = 10 \text{ k}\Omega$			0.4	V	
	Output voltage rise time	$R_L = 10 \text{ k}\Omega$, $C_L = 20 \text{ pF}$, Includes pro		5	10	ns	
ANALO	OG OUTPUT DYNAMIC PE	RFORMANCE					
	Output settling time, full	$R_1 = 10 \text{ k}\Omega, C_1 = 100 \text{ pF}, \text{See}^{(4)}$	Fast		1	3	
t _{s(FS)}	scale	$R_L = 10 \text{ ksz}, C_L = 100 \text{ pr}, \text{ See } \%$	Slow		3	7	μs
	Output settling time,	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF, See}^{(5)}$	Fast		0.5	1	
t _{s(CC)}	code to code	$R_L = 10 \text{ ksz}, C_L = 100 \text{ pr}, \text{ See}$	Slow		1	2	μs
CD	Classinata	D 40 kg C 400 = 5 Coo (6)	Fast	4	10		1///
SR	Slew rate	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF, See}^{(6)}$ Slow		1	3		V/µs
	Glitch energy	See (7)		4		nV-s	
	Channel crosstalk	10 kHz sine, 4 V _{PP}		90		dB	


- (3) Reference feedthrough is measured at the DAC output with an input code = 0x000.
- (4) Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x080 to 0xFFF and 0xFFF to 0x080, respectively. Assured by design; not tested.
- (5) Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of one count. The max time applies to code changes near zero scale or full scale. Assured by design; not tested.
- (6) Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.
- (7) Code transition: TLV5630 0x7FF to 0x800, TLV5631 0x7FCto 0x800, TLV5632 0x7F0 to 0x800.

DIGITAL INPUT TIMING REQUIREMENTS

	PARAMETER	MIN	TYP	MAX	UNIT
t _{su(FS-CK)}	Setup time, FS low before next negative SCLK edge	8			ns
t _{su(C16-FS)}	Setup time, 16^{th} negative edge after FS low on which bit D0 is sampled before rising edge of FS. μC mode only	10			ns
t _{su(FS-C17)}	μC mode, setup time, FS high before 17 th positive SCLK.	10			ns
t _{su(CK-FS)}	DSP mode, setup time, SLCK low before FS low.	5			ns
t _{wL(LDAC)}	LDAC duration low	10			ns
t _{su(FS-CK)}	Setup time, FS low before first negative SCLK edge	8			ns
t _{wL}	SCLK pulse duration low	16			
t _{su(D)}	Setup time, data ready before SCLK falling edge	8			ns
t _{h(D)}	Hold time, data held valid after SCLK falling edge	5			ns
t _{wH(FS)}	FS duration high	10			ns
t _{wL(FS)}	FS duration low	10			ns
t _s	Settling time	See AC specs			



TYPICAL CHARACTERISTICS








Figure 3.




Figure 2.




Figure 4.



TYPICAL CHARACTERISTICS (continued)




Figure 5.

TLV5630 DIFFERENTIAL NONLINEARITY




Figure 6.

TLV5631 INTEGRAL NONLINEARITY




Figure 7.

DNL - Differential Nonlinearity - LSB

1024

TYPICAL CHARACTERISTICS (continued)

768

Figure 8.

512

Code

256

TLV5632 INTEGRAL NONLINEARITY




Figure 9.

TLV5632 DIFFERENTIAL NONLINEARITY





Figure 10.



PARAMETER MEASUREMENT INFORMATION



[†] Previous input data

Figure 11. Serial Interface Timing




Figure 12. Output Timing

APPLICATION INFORMATION

GENERAL FUNCTION

The TLV5630/31/32 are 8-channel, single-supply DACs, based on a resistor string architecture. They consist of a serial interface, a speed and power-down control logic, an internal reference, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by reference) for each channel is given by:

$$2REF \frac{CODE}{0x1000}[V]$$


where REF is the reference voltage and CODE is the digital input value. The input range is 0x000 to 0xFFF for the TLV5630, 0x000 to 0xFFC for the TLV5631, and 0x000 to 0xFF0 for the TLV5632. A power-on-reset initially puts the internal latches to a defined state (all bits zero).

SERIAL INTERFACE

A falling edge of FS starts shifting the data on DIN starting with the MSB to the internal register on the falling edges of SCLK. After 16 bits have been transferred, the content of the shift register is moved to one of the DAC holding registers, depending on the address bits within the data word. A logic 0 on the LDAC pin is required to transfer the content of the DAC holding register to the DAC latch and to update the DAC outputs. LDAC is an asynchronous input. It can be held low if a simultaneous update of all eight channels is not needed.

For daisy-chaining, DOUT provides the data sampled on DIN with a delay of 16 clock cycles.





Difference between DSP mode (MODE = N.C. or 0) and μ C (MODE = 1) mode:

- In μC mode, FS needs to be held low until all 16 data bits have been transferred. If FS is driven high before
 the 16th falling clock edge, the data transfer is cancelled. The DAC is updated after a rising edge on FS.
- In DSP mode, FS needs to stay low for 20 ns and can go high before the 16th falling clock edge.
- In DSP mode there needs to be one falling SCLK edge before FS goes low to start the write (DIN) cycle. This extra falling SCLK edge has to happen at least 5 ns before FS goes low, $t_{SU(CK-FS)} \ge 5$ ns.
- In μ C mode, the extra falling SCLK edge is not necessary. However, if it does happen, the extra negative SCLK edge is not allowed to occur within 10 ns after FS goes HIGH to finish the WRITE cycle ($t_{su(FS-C17)}$).



APPLICATION INFORMATION (continued) SERIAL CLOCK FREQUENCY AND UPDATE RATE

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 30 \text{ MHz}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16(t_{whmin} + t_{wlmin})} = 1.95 \text{ MHz}$$

Note, that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the DAC has to be considered also.

DATA FORMAT

The 16-bit data word consists of two parts:

- Address bits (D15...D12)
- Data bits (D11...D0)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
А3	A2	A1	A0		Data										

Ax: Address bits. See table.

REGISTER MAP

А3	A2	A1	A0	FUNCTION
0	0	0	0	DAC A
0	0	0	1	DAC B
0	0	1	0	DAC C
0	0	1	1	DAC D
0	1	0	0	DAC E
0	1	0	1	DAC F
0	1	1	0	DAC G
0	1	1	1	DAC H
1	0	0	0	CTRL0
1	0	0	1	CTRL1
1	0	1	0	Preset
1	0	1	1	Reserved
1	1	0	0	DAC A and $\overline{\mathbb{B}}$
1	1	0	1	DAC C and $\overline{\mathbb{D}}$
1	1	1	0	DAC E and F
1	1	1	1	DAC G and H



DAC A-H AND TWO-CHANNEL REGISTERS

Writing to DAC A-H sets the output voltage of channel A-H. It is possible to automatically generate the complement of one channel by writing to one of the four two-channel registers (DAC A and \overline{B} etc.).

The TLV5630 decodes all 12 data bits. The TLV5631 decodes D11 to D2 (D1 and D0 are ignored). The TLV5632 decodes D11 to D4 (D3 to D0 are ignored).

PRESET

The outputs of all DAC channels can be driven to a predefined value stored in the Preset register by driving the PRE input low. The PRE input is asynchronous to the clock.

CTRLO

BIT	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Function	Х	Х	Х	Х	Х	Х	Х	PD	DO	R1	R0	IM
Default	Х	Х	Х	X	Х	Х	Х	0	0	0	0	0

PD : Full device power down 0 = normal 1 = power down

DO : DOUT enable 0 = disabled 1 = enabled

R1:0 : Reference select bits 0 = external 1 = external, 2 = internal 1 V, 3 = internal 2 V

IM : Input mode 0 = straight binary 1 = twos complement

X : Reserved

If DOUT is enabled, the data input on DIN is output on DOUT with a 16-cycle delay. That makes it possible to daisy-chain multiple DACs on one serial bus.

CTRL1

BIT	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Function	Х	Х	Х	Х	P _{GH}	P _{EF}	P_{CD}	P _{AB}	S_{GH}	S _{EF}	S _{CD}	S _{AB}
Default	Х	Х	Х	Х	0	0	0	0	0	0	0	0

 S_{XY} : Speed DAC_{XY} 0 = slow 1 = fast

XY : DAC pair AB, CD, EF or GH

In power-down mode, the amplifiers of the selected DAC pair are disabled and the total power consumption of the device is significantly reduced. Power-down mode of a specific DAC pair can be selected by setting the P_{XY} bit within the data word to 1.

There are two settling time modes: fast and slow. Fast mode of a DAC pair is selected by setting S_{XY} to 1 and slow mode is selected by setting S_{XY} to 0.

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated