## DUAL 4-A PEAK HIGH SPEED LOW-SIDE POWER MOSFET DRIVERS

## FEATURES

- Industry-Standard Pin-Out
- High Current Drive Capability of $\pm 4 \mathrm{~A}$ at the Miller Plateau Region
- Efficient Constant Current Sourcing Using a Unique BiPolar \& CMOS Output Stage
- TTL/CMOS Compatible Inputs Independent of Supply Voltage
- 20-ns Typical Rise and 15-ns Typical Fall Times with $1.8-\mathrm{nF}$ Load
- Typical Propagation Delay Times of 25 ns with Input Falling and 35 ns with Input Rising
- 4-V to $15-\mathrm{V}$ Supply Voltage
- Supply Current of 0.3 mA
- Dual Outputs Can Be Paralleled for Higher Drive Current
- Available in Thermally Enhanced MSOP PowerPADTM Package with $4.7^{\circ} \mathrm{C} / \mathrm{W}$ 0jc
- Rated From $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$


## APPLICATIONS

- Switch Mode Power Supplies
- DC/DC Converters
- Motor Controllers
- Line Drivers


## DESCRIPTION

The UCC37323/4/5 family of high-speed dual MOSFET drivers can deliver large peak currents into capacitive loads.Three standard logic options are offered -dual-inverting, dual-noninverting and one-inverting and one-noninverting driver. The thermally enhanced 8 -pin PowerPADTM MSOP package (DGN) drastically lowers the thermal resistance to improve long-term reliability. It is also offered in the standard SOIC-8 (D) or PDIP-8 (P) packages.

Using a design that inherently minimizes shoot-through current, these drivers deliver 4-A of current where it is needed most at the Miller plateau region during the MOSFET switching transition. A unique BiPolar and MOSFET hybrid output stage in parallel also allows efficient current sourcing and sinking at low supply voltages.

## BLOCK DIAGRAM



PowerPAD ${ }^{m}$ is a trademark of Texas Instruments Incorporated.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## ORDERING INFORMATION

| OUTPUT <br> CONFIGURATION | TEMPERATURE RANGE <br> $\mathbf{T}_{\mathbf{A}}=\mathbf{T}_{\mathbf{J}}$ | PACKAGED DEVICES |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MSOP-8 PowerPAD <br> (DGN) $\ddagger$ | PDIP-8 (P) |  |
| Dual inverting |  | UCC27323D | UCC27323DGN | UCC27323P |
|  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | UCC37323D | UCC37323DGN | UCC37323P |
| Dual nonInverting | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | UCC27324D | UCC27324DGN | UCC27324P |
|  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | UCC37324D | UCC37324DGN | UCC37324P |
| One inverting, <br> one noninverting | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | UCC27325D | UCC27325DGN | UCC27325P |
|  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | UCC37325D | UCC37325DGN | UCC37325P |

†D (SOIC-8) and DGN (PowerPAD-MSOP) packages are available taped and reeled. Add R suffix to device type (e.g. UCC27323DR, UCC27324DGNR) to order quantities of 2,500 devices per reel for $D$ or 1,000 devices per reel for DGN package.
$\ddagger$ The PowerPAD ${ }^{\text {TM }}$ is not directly connected to any leads of the package. However, it is electrically and thermally connected to the substrate which is the ground of the device.


## power dissipation rating table

| PACKAGE | SUFFIX | $\Theta \mathbf{j c}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\Theta \mathbf{j a}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | Power Rating (mW) <br> $\mathbf{T}_{\mathbf{A}}=\mathbf{7 0} 0^{\circ} \mathbf{C}$ See Note $\mathbf{1}$ | Derating Factor Above <br> $\mathbf{7 0} \mathbf{C}(\mathbf{m W} / \mathbf{C})$ See <br> Note $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SOIC-8 | D | 42 | $84-160 \ddagger$ | $344-655$ See Note 2 | $6.25-11.9$ See Note 2 |
| PDIP-8 | P | 49 | 110 | 500 | 9 |
| MSOP PowerPAD-8 <br> See Note 3 | DGN | 4.7 | $50-59 \ddagger$ | 1370 | 17.1 |

Notes: 1. $125^{\circ} \mathrm{C}$ operating junction temperature is used for power rating calculations
2. The range of values indicates the effect of pc-board. These values are intended to give the system designer an indication of the best and worst case conditions. In general, the system designer should attempt to use larger traces on the pc-board where possible in order to spread the heat away form the device more effectively. For information on the PowerPAD ${ }^{m 4}$ package, refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instrument s Literature No. SLMA002 and Application Brief, PowerPad Made Easy, Texas Instruments Literature No. SLMA004.
3. The PowerPAD ${ }^{T M}$ is not directly connected to any leads of the package. However, it is electrically and thermally connected to the substrate which is the ground of the device.

Table 1. Input/Output Table

| INPUTS (VIN_L, VIN_H) |  | UCC37323 |  | UCC37324 |  | UCC37325 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INA | INB | OUTA | OUTB | OUTA | OUTB | OUTA | OUTB |
| L | L | H | H | L | L | H | L |
| L | H | H | L | L | H | H | H |
| H | L | L | H | H | L | L | L |
| H | H | L | L | H | H | L | H |

# absolute maximum ratings over operating free-air temperature (unless otherwise noted) $\dagger$ 

Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ -0.3 V to 16 V
Output current (OUTA, OUTB) DC, IOUT_DC................................................................. 0.3 A
Pulsed, ( $0.5 \mu \mathrm{~s}$ ), IOUT_PULSED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4.5 A

(D package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 650 mW
(P package) . ............................................................... . 350 mW


Lead temperature (soldering, 10 sec .), . ...................................................................... $300^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
$\ddagger$ All voltages are with respect to GND. Currents are positive into, negative out of the specified terminal.
electrical characteristics, $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}$, (unless otherwise noted)
input (INA, INB)

| PARAMETER | TEST CONDITION | MIN | TYP | MAX |
| :--- | :--- | :---: | :---: | :---: |
| UNITS |  |  |  |  |
| VIN_H, logic 1 input threshold |  | 2 |  |  |
| VIN_L, logic 0 input threshold |  |  |  |  |
| Input current | $0 \mathrm{~V}<=$ VIN <= VDD | -10 | 0 | 10 |

output (OUTA, OUTB)

| PARAMETER | TEST CONDITION |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current | $V_{D D}=14 \mathrm{~V}$, | See Note 1, | See Note 2 |  | 4 |  | A |
| $\mathrm{V}_{\mathrm{OH}}$, high-level output voltage | $\mathrm{VOH}=\mathrm{VDD}-\mathrm{VOUT}$, |  | IOUT $=-10 \mathrm{~mA}$ |  | 300 | 450 | mV |
| $\mathrm{V}_{\text {OL }}$, low-level output level | IOUT $=10 \mathrm{~mA}$ |  |  |  | 22 | 40 | mV |
| Output resistance high | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},$ <br> See Note 3 | $\text { Iout }=-10 \mathrm{~mA} \text {, }$ | $V D D=14 \mathrm{~V},$ | 25 | 30 | 35 | $\Omega$ |
|  | $\mathrm{T}_{\mathrm{A}}=$ full range, See Note 3 | Iout = -10 mA, | $\mathrm{VDD}=14 \mathrm{~V}$, | 18 |  | 42 | $\Omega$ |
| Output resistance low | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},$ <br> See Note 3 | $\text { Iout }=10 \mathrm{~mA} \text {, }$ | $V D D=14 \mathrm{~V},$ | 1.9 | 2.2 | 2.5 | $\Omega$ |
|  | $\mathrm{T}_{\mathrm{A}}=$ full range See Note 3 | $\text { Iout = } 10 \mathrm{~mA} \text {, }$ | $\mathrm{VDD}=14 \mathrm{~V}$, | 1.2 |  | 4.0 | $\Omega$ |
| Latch-up protection | See Note 1 |  |  | 500 |  |  | mA |

NOTES: 1. Ensured by design. Not tested in production.
2. The pullup / pulldown circuits of the driver are bipolar and MOSFET transistors in parallel. The pulsed output current rating is the combined current from the bipolar and MOSFET transistors.
3. The pullup / pulldown circuits of the driver are bipolar and MOSFET transistors in parallel. The output resistance is the RDS(ON) of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.

## electrical characteristics, $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}$, (unless otherwise noted)

switching time

| PARAMETER | TEST CONDITION |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{R}}$, rise time (OUTA, OUTB) | CLOAd $=1.8 \mathrm{nF}$, | See Figure 1 |  | 20 | 40 | ns |
| $\mathrm{t}_{\mathrm{F}}$, fall time (OUTA, OUTB) | CLOAD $=1.8 \mathrm{nF}$, | See Figure 1 |  | 15 | 40 | ns |
| $\mathrm{t}_{\mathrm{D} 1}$, delay, IN rising (IN to OUT) | CLOAd $=1.8 \mathrm{nF}$, | See Figure 1 |  | 25 | 40 | ns |
| $\mathrm{t}_{\mathrm{D} 2}$, delay, IN falling (IN to OUT) | CLOAD $=1.8 \mathrm{nF}$, | See Figure 1 |  | 35 | 50 | ns |

overall

| PARAMETER |  | TEST CONDITION |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\prime}$ DD, static operating current | UCCx7323 | $\mathrm{INA}=0 \mathrm{~V}$, | $\mathrm{INB}=0 \mathrm{~V}$ |  | 300 | 450 | $\mu \mathrm{A}$ |
|  |  | INA $=0 \mathrm{~V}$, | $\mathrm{INB}=\mathrm{HIGH}$ |  | 300 | 450 |  |
|  |  | INA $=\mathrm{HIGH}$, | $\mathrm{INB}=0 \mathrm{~V}$ |  | 300 | 450 |  |
|  |  | INA $=\mathrm{HIGH}$, | $\mathrm{INB}=\mathrm{HIGH}$ |  | 300 | 450 |  |
|  | UCCx7324 | INA $=0 \mathrm{~V}$, | $\mathrm{INB}=0 \mathrm{~V}$ |  | 2 | 50 |  |
|  |  | INA $=0 \mathrm{~V}$, | $\mathrm{INB}=\mathrm{HIGH}$ |  | 300 | 450 |  |
|  |  | INA $=\mathrm{HIGH}$, | $\mathrm{INB}=0 \mathrm{~V}$ |  | 300 | 450 |  |
|  |  | INA $=\mathrm{HIGH}$, | $\mathrm{INB}=\mathrm{HIGH}$ |  | 600 | 750 |  |
|  | UCCx7325 | INA $=0 \mathrm{~V}$, | $\mathrm{INB}=0 \mathrm{~V}$ |  | 150 | 300 |  |
|  |  | INA $=0 \mathrm{~V}$, | $\mathrm{INB}=\mathrm{HIGH}$ |  | 450 | 600 |  |
|  |  | INA = HIGH, | $\mathrm{INB}=0 \mathrm{~V}$ |  | 150 | 300 |  |
|  |  | INA = HIGH, | $\mathrm{INB}=\mathrm{HIGH}$ |  | 450 | 600 |  |

NOTES: 1. Ensured by design. Not production.
2. The pullup / pulldown circuits of the driver are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors.
3. The pullup / pulldown circuits of the driver are bipolar and MOSFET transistors in parallel. The output resistance is the RDS(ON) of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.


Figure 1. Switching Waveforms for (a) Inverting Driver and (b) Noninverting Driver

## Terminal Functions

| TERMINAL |  |  | FUNCTION |  |
| :---: | :---: | :---: | :--- | :--- |
| NO. | NAME | I/O |  |  |
| 1 | N/C | - |  |  |
| 2 | INA | I | Input A. Input signal of the A driver which has logic compatible threshold and hysteresis. <br> If not used, this input should be tied to either VDD or GND. It should not be left floating. |  |
| 3 | GND | - | Common ground. This ground should be connected very closely to the source of the <br> power MOSFET which the driver is driving. |  |
| 4 | INB | I | Input B. Input signal of the A driver which has logic compatible threshold and hysteresis. <br> If not used, this input should be tied to either VDD or GND. It should not be left floating. |  |
| 5 | OUTB | O | Driver output B. The output stage is capable of providing 4-A drive current to the gate of <br> a power MOSFET. |  |
| 6 | VDD | I | Supply. Supply voltage and the power input connection for this device. <br> 7 | OUTA |
| 8 | O | Driver output A. The output stage is capable of providing 4-A drive current to the gate of <br> a power MOSFET. |  |  |

## APPLICATION INFORMATION

## general information

High frequency power supplies often require high-speed, high-current drivers such as the UCC37323/4/5 family. A leading application is the need to provide a high power buffer stage between the PWM output of the control IC and the gates of the primary power MOSFET or IGBT switching devices. In other cases, the driver IC is utilized to drive the power device gates through a drive transformer. Synchronous rectification supplies also have the need to simultaneously drive multiple devices which can present an extremely large load to the control circuitry.
Driver ICs are utilized when it is not feasible to have the primary PWM regulator IC directly drive the switching devices for one or more reasons. The PWM IC may not have the brute drive capability required for the intended switching MOSFET, limiting the switching performance in the application. In other cases there may be a desire to minimize the effect of high frequency switching noise by placing the high current driver physically close to the load. Also, newer ICs that target the highest operating frequencies may not incorporate onboard gate drivers at all. Their PWM outputs are only intended to drive the high impedance input to a driver such as the UCC37323/4/5. Finally, the control IC may be under thermal stress due to power dissipation, and an external driver can help by moving the heat from the controller to an external package.

## APPLICATION INFORMATION

## input stage

The inputs of UCC37323/4/5 family of drivers are designed to withstand $500-\mathrm{mA}$ reverse current without either damage to the IC for logic upset. The input stage of each driver should be driven by a signal with a short rise or fall time. This condition is satisfied in typical power supply applications, where the input signals are provided by a PWM controller or logic gates with fast transition times (<200 ns). The input stages to the drivers function as a digital gate, and they are not intended for applications where a slow changing input voltage is used to generate a switching output when the logic threshold of the input section is reached. While this may not be harmful to the driver, the output of the driver may switch repeatedly at a high frequency.
Users should not attempt to shape the input signals to the driver in an attempt to slow down (or delay) the signal at the output. If limiting the rise or fall times to the power device is desired, limit the rise or fall times to the power device, then an external resistance can be added between the output of the driver and the load device, which is generally a power MOSFET gate. The external resistor may also help remove power dissipation from the IC package, as discussed in the section on Thermal Considerations.

## output stage

Inverting outputs of the UCC37323 and OUTA of the UCC37325 are intended to drive external P-channel MOSFETs. Noninverting outputs of the UCC37324 and OUTB of the UCC37325 are intended to drive external N -channel MOSFETs.

Each output stage is capable of supplying $\pm 4$-A peak current pulses and swings to both VDD and GND. The pullup/ pulldown circuits of the driver are constructed of bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the $\mathrm{R}_{\mathrm{DS}(o n)}$ of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor. Each output stage also provides a very low impedance to overshoot and undershoot due to the body diode of the external MOSFET. This means that in many cases, external-schottky-clamp diodes are not required.
The UCC37323 family delivers 4-A of gate drive where it is most needed during the MOSFET switching transition - at the Miller plateau region - providing improved efficiency gains. A unique BiPolar and MOSFET hybrid output stage in parallel also allows efficient current sourcing at low supply voltages.

## APPLICATION INFORMATION

## source/sink capabilities during Miller plateau

Large power MOSFETs present a large load to the control circuitry. Proper drive is required for efficient, reliable operation. The UCC37323/4/5 drivers have been optimized to provide maximum drive to a power MOSFET during the Miller plateau region of the switching transition. This interval occurs while the drain voltage is swinging between the voltage levels dictated by the power topology, requiring the charging/discharging of the drain-gate capacitance with current supplied or removed by the driver IC. [1]
Two circuits are used to test the current capabilities of the UCC37323 driver. In each case external circuitry is added to clamp the output near 5 V while the IC is sinking or sourcing current. An input pulse of 250 ns is applied at a frequency of 1 kHz in the proper polarity for the respective test. In each test there is a transient period where the current peaked up and then settled down to a steady-state value. The noted current measurements are made at a time of 200 ns after the input pulse is applied, after the initial transient.
The first circuit in Figure 2 is used to verify the current sink capability when the output of the driver is clamped around 5 V , a typical value of gate-source voltage during the Miller plateau region. The UCC37323 is found to sink 4.5 A at $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ and 4.28 A at $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$.


UDG-01065
Figure 2.

INST UM N www.ti.com

## APPLICATION INFORMATION

## operational waveforms and circuit layout

Figure 5 shows the circuit performance achievable with a single driver ( $1 / 2$ of the 8 -pin IC) driving a $10-\mathrm{nF}$ load. The input pulsewidth (not shown) is set to 300 ns to show both transitions in the output waveform. Note the linear rise and fall edges of the switching waveforms. This is due to the constant output current characteristic of the driver as opposed to the resistive output impedance of traditional MOSFET-based gate drivers.


Figure 5.
In a power driver operating at high frequency, it is a significant challenge to get clean waveforms without much overshoot/undershoot and ringing. The low output impedance of these drivers produces waveforms with high di/dt. This tends to induce ringing in the parasitic inductances. Utmost care must be used in the circuit layout. It is advantageous to connect the driver IC as close as possible to the leads. The driver IC layout has ground on the opposite side of the output, so the ground should be connected to the bypass capacitors and the load with copper trace as wide as possible. These connections should also be made with a small enclosed loop area to minimize the inductance.

## VDD

Although quiescent VDD current is very low, total supply current will be higher, depending on OUTA and OUTB current and the programmed oscillator frequency. Total VDD current is the sum of quiescent VDD current and the average OUT current. Knowing the operating frequency and the MOSFET gate charge (Qg), average OUT current can be calculated from:
lOUT $=Q g \times f$, where $f$ is frequency
For the best high-speed circuit performance, two $\mathrm{V}_{\mathrm{DD}}$ bypass capacitors are recommended tp prevent noise problems. The use of surface mount components is highly recommended. A $0.1-\mu \mathrm{F}$ ceramic capacitor should be located closest to the VDD to ground connection. In addition, a larger capacitor (such as $1-\mu \mathrm{F}$ ) with relatively low ESR should be connected in parallel, to help deliver the high current peaks to the load. The parallel combination of capacitors should present a low impedance characteristic for the expected current levels in the driver application.

## APPLICATION INFORMATION

## drive current and power requirements

The UCC37323/4/5 family of drivers are capable of delivering 4-A of current to a MOSFET gate for a period of several hundred nanoseconds. High peak current is required to turn the device ON quickly. Then, to turn the device OFF, the driver is required to sink a similar amount of current to ground. This repeats at the operating frequency of the power device. A MOSFET is used in this discussion because it is the most common type of switching device used in high frequency power conversion equipment.
References 1 and 2 discuss the current required to drive a power MOSFET and other capacitive-input switching devices. Reference 2 includes information on the previous generation of bipolar IC gate drivers.
When a driver IC is tested with a discrete, capacitive load it is a fairly simple matter to calculate the power that is required from the bias supply. The energy that must be transferred from the bias supply to charge the capacitor is given by:
$E=\frac{1}{2} C V^{2}$, where $C$ is the load capacitor and $V$ is the bias voltage feeding the driver.
There is an equal amount of energy transferred to ground when the capacitor is discharged. This leads to a power loss given by the following:

$$
P=2 \times \frac{1}{2} C V^{2} f \text {, where } f \text { is the switching frequency. }
$$

This power is dissipated in the resistive elements of the circuit. Thus, with no external resistor between the driver and gate, this power is dissipated inside the driver. Half of the total power is dissipated when the capacitor is charged, and the other half is dissipated when the capacitor is discharged. An actual example using the conditions of the previous gate drive waveform should help clarify this.

With $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{C}_{\text {LOAD }}=10 \mathrm{nF}$, and $\mathrm{f}=300 \mathrm{kHz}$, the power loss can be calculated as:

$$
\mathrm{P}=10 \mathrm{nF} \times(12)^{2} \times(300 \mathrm{kHz})=0.432 \mathrm{~W}
$$

With a $12-\mathrm{V}$ supply, this would equate to a current of:

$$
I=\frac{P}{V}=\frac{0.432 \mathrm{~W}}{12 \mathrm{~V}}=0.036 \mathrm{~A}
$$

The actual current measured from the supply was 0.037 A , and is very close to the predicted value. But, the IDD current that is due to the IC internal consumption should be considered. With no load the IC current draw is 0.0027 A. Under this condition the output rise and fall times are faster than with a load. This could lead to an almost insignificant, yet measurable current due to cross-conduction in the output stages of the driver. However, these small current differences are buried in the high frequency switching spikes, and are beyond the measurement capabilities of a basic lab setup. The measured current with $10-\mathrm{nF}$ load is reasonably close to that expected.

## APPLICATION INFORMATION

The switching load presented by a power MOSFET can be converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain of the device between the ON and OFF states. Most manufacturers provide specifications that provide the typical and maximum gate charge, in nC , to switch the device under specified conditions. Using the gate charge Qg, one can determine the power that must be dissipated when charging a capacitor. This is done by using the equivalence $\mathrm{Qg}=$ CeffV to provide the following equation for power:

$$
P=C \times V^{2} \times f=Q_{g} \times f
$$

This equation allows a power designer to calculate the bias power required to drive a specific MOSFET gate at a specific bias voltage.

## THERMAL INFORMATION

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the IC package. In order for a power driver to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The UCC37323/4/5 family of drivers is available in three different packages to cover a range of application requirements.

As shown in the power dissipation rating table, the SOIC-8 (D) and PDIP-8 (P) packages each have a power rating of around 0.5 W with $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$. This limit is imposed in conjunction with the power derating factor also given in the table. Note that the power dissipation in our earlier example is 0.432 W with a $10-\mathrm{nF}$ load, 12 VDD , switched at 300 kHz . Thus, only one load of this size could be driven using the D or P package, even if the two onboard drivers are paralleled. The difficulties with heat removal limit the drive available in the older packages.

The MSOP PowerPAD-8 (DGN) package significantly relieves this concern by offering an effective means of removing the heat from the semiconductor junction. As illustrated in Reference 2, the PowerPAD packages offer a leadframe die pad that is exposed at the base of the package. This pad is soldered to the copper on the PC board directly underneath the IC package, reducing the $\Theta j$ c down to $4.7^{\circ} \mathrm{C} / \mathrm{W}$. Data is presented in Reference 2 to show that the power dissipation can be quadrupled in the PowerPAD configuration when compared to the standard packages. The PC board must be designed with thermal lands and thermal vias to complete the heat removal subsystem, as summarized in Reference 3. This allows a significant improvement in heatsinking over that available in the $D$ or $P$ packages, and is shown to more than double the power capability of the $D$ and $P$ packages.

## references

1. Power Supply Seminar SEM-1400 Topic 2: Design And Application Guide For High Speed MOSFET Gate Drive Circuits, by Laszlo Balogh, Texas Instruments Literature No. SLUP133.
2. Application Note, Practical Considerations in High Performance MOSFET, IGBT and MCT Gate Drive Circuits, by Bill Andreycak, Texas Instruments Literature No. SLUA105
3. Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002
4. Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004

MECHANICAL DATA
D (R-PDSO-G**)
8 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-012

## MECHANICAL DATA

P (PDIP)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:<br>Texas Instruments<br>Post Office Box 655303<br>Dallas, Texas 75265

