## +5V Powered RS-232 <br> Transmitters/Receivers

The HIN232-HIN241 family of RS-232 transmitters/receivers interface circuits meet all EIA RS-232E and V. 28 specifications, and are particularly suited for those applications where $\pm 12 \mathrm{~V}$ is not available. They require a single +5 V power supply (except HIN239) and feature onboard charge pump voltage converters which generate +10 V and -10 V supplies from the 5 V supply. The family of devices offer a wide variety of RS-232 transmitter/receiver combinations to accommodate various applications (see Selection Table).

The drivers feature true TTL/CMOS input compatibility, slew-rate-limited output, and $300 \Omega$ power-off source impedance. The receivers can handle up to $\pm 30 \mathrm{~V}$, and have a $3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$ input impedance. The receivers also feature hysteresis to greatly improve noise rejection.

## Features

- Meets All RS-232E and V. 28 Specifications
- Requires Only Single +5 V Power Supply
- ( +5 V and $+12 \mathrm{~V}-\mathrm{HIN} 239$ )
- High Data Rate.

120kbps

- Onboard Voltage Doubler/Inverter
- Low Power Consumption
- Low Power Shutdown Function
- Three-State TTL/CMOS Receiver Outputs
- Multiple Drivers
- $\pm 10 \mathrm{~V}$ Output Swing for 5V Input
- $300 \Omega$ Power-Off Source Impedance
- Output Current Limiting
- TTL/CMOS Compatible
- 30V/ $\mu \mathrm{s}$ Maximum Slew Rate
- Multiple Receivers
- $\pm 30 \mathrm{~V}$ Input Voltage Range
- $3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$ Input Impedance
- 0.5V Hysteresis to Improve Noise Rejection
- Pb-free available


## Applications

- Any System Requiring RS-232 Communication Ports
- Computer - Portable, Mainframe, Laptop
- Peripheral - Printers and Terminals
- Instrumentation
- Modems


## Selection Table

| PART <br> NUMBER | POWER SUPPLY <br> VOLTAGE | NUMBER OF <br> RS-232 <br> DRIVERS | NUMBER OF <br> RS-232 <br> RECEIVERS | EXTERNAL <br> COMPONENTS | LOW POWER <br> SHUTDOWN/TTL <br> THREE-STATE | NUMBER OF <br> LEADS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| HIN232 | +5 V | 2 | 2 | 4 Capacitors | No/No | 16 |
| HIN236 | +5 V | 4 | 3 | 4 Capacitors | Yes/Yes | 24 |
| HIN237 | +5 V | 5 | 3 | 4 Capacitors | No/No | 24 |
| HIN238 | +5 V | 4 | 4 | 4 Capacitors | No/No | 24 |
| HIN239 | +5 V and +7.5V to 13.2V | 3 | 5 | 2 Capacitors | No/Yes | 24 |
| HIN240 | +5 V | 5 | 5 | 4 Capacitors | Yes/Yes | 44 |
| HIN241 | +5 V | 4 | 5 | 4 Capacitors | Yes/Yes | 28 |

## Pin Descriptions

| PIN | FUNCTION |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Input $5 \mathrm{~V} \pm 10 \%$. |
| V+ | Internally generated positive supply ( +10 V nominal), HIN239 requires +7.5 V to +13.2 V . |
| V- | Internally generated negative supply (-10V nominal). |
| GND | Ground lead. Connect to OV . |
| C1+ | External capacitor (+ terminal) is connected to this lead. |
| C1- | External capacitor (- terminal) is connected to this lead. |
| C2+ | External capacitor (+ terminal) is connected to this lead. |
| C2- | External capacitor (- terminal) is connected to this lead. |
| $\mathrm{T}_{\text {IN }}$ | Transmitter Inputs. These leads accept TTL/CMOS levels. An internal $400 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}_{\text {cc }}$ is connected to each lead. |
| Tout | Transmitter Outputs. These are RS-232 levels (nominally $\pm 10 \mathrm{~V}$ ). |
| $\mathrm{R}_{\text {IN }}$ | Receiver Inputs. These inputs accept RS-232 input levels. An internal $5 \mathrm{k} \Omega$ pull-down resistor to GND is connected to each input. |
| Rout | Receiver Outputs. These are TTL/CMOS levels. |
| EN | Enable input. This is an active low input which enables the receiver outputs. With $\overline{E N}=5 \mathrm{~V}$, the receiver outputs are placed in a high impedance state. |
| SD | Shutdown Input. With $\mathrm{SD}=5 \mathrm{~V}$, the charge pump is disabled, the receiver outputs are in a high impedance state and the transmitters are shut off. |
| NC | No Connect. No connections are made to these leads. |

Ordering Information

| PART NUMBER | TEMP. RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: |
| HIN232CB | 0 to 70 | 16 Ld SOIC | M16.3 |
| HIN232CB-T | 0 to 70 | Tape and Reel |  |
| HIN232CBZ (See Note) | 0 to 70 | 16 Ld SOIC (Pb-free) | M16.3 |
| HIN232CBZ-T (See Note) | 0 to 70 | Tape and Reel (Pb-free) |  |
| HIN232CP | 0 to 70 | 16 Ld PDIP | E16.3 |
| HIN232CPZ (See Note) | 0 to 70 | 16 Ld PDIP (Pb-free) | E16.3 |
| HIN232IB | -40 to 85 | 16 Ld SOIC | M16.3 |
| HIN232IB-T | -40 to 85 | Tape and Reel |  |
| HIN232IBZ (See Note) | -40 to 85 | $\begin{aligned} & 16 \text { Ld SOIC } \\ & \text { (Pb-free) } \end{aligned}$ | M16.3 |
| HIN232IBZ-T (See Note) | -40 to 85 | Tape and Reel (Pb-free) |  |
| HIN232IP | -40 to 85 | 16 Ld PDIP | E16.3 |
| HIN232IPZ (See Note) | -40 to 85 | 16 Ld PDIP (Pb-free) | E16.3 |
| HIN236CB | 0 to 70 | 24 Ld SOIC | M24.3 |
| HIN236CBZ (See Note) | 0 to 70 | $\begin{aligned} & 24 \text { Ld SOIC } \\ & \text { (Pb-free) } \end{aligned}$ | M24.3 |
| HIN237CB | 0 to 70 | 24 Ld SOIC | M24.3 |
| HIN237CB-T | 0 to 70 | Tape and Reel |  |
| HIN237CBZ (See Note) | 0 to 70 | 24 Ld SOIC (Pb-free) | M24.3 |
| HIN237CBZ-T (See Note) | 0 to 70 | Tape and Reel (Pb-free) |  |
| HIN238CB | 0 to 70 | 24 Ld SOIC | M24.3 |
| HIN238CB-T | 0 to 70 | Tape and Reel |  |
| HIN238CBZ (See Note) | 0 to 70 | $\begin{aligned} & 24 \text { Ld SOIC } \\ & \text { (Pb-free) } \end{aligned}$ | M24.3 |
| HIN238CBZ-T (See Note) | 0 to 70 | Tape and Reel (Pb-free) |  |
| HIN238CP | 0 to 70 | 24 Ld PDIP | E24.3 |
| HIN238IB | -40 to 85 | 24 Ld SOIC | M24.3 |
| HIN238IBZ (See Note) | -40 to 85 | 24 Ld SOIC (Pb-free) | M24.3 |
| HIN239CB | 0 to 70 | 24 Ld SOIC | M24.3 |
| HIN239CB-T | 0 to 70 | Tape and Reel |  |
| HIN239CBZ (See Note) | 0 to 70 | $\begin{aligned} & 24 \text { Ld SOIC } \\ & \text { (Pb-free) } \end{aligned}$ | M24.3 |
| HIN239CBZ-T (See Note) | 0 to 70 | Tape and Reel (Pb-free) |  |
| HIN239CP | 0 to 70 | 24 Ld PDIP | E24.3 |
| HIN239CPZ (See Note) | 0 to 70 | 24 Ld PDIP (Pb-free) | E24.3 |
| HIN240CN | 0 to 70 | 44 Ld MQFP | Q44.10×10 |
| HIN241CA | 0 to 70 | 28 Ld SSOP | M28.209 |

## Ordering Information (Continued)

| PART NUMBER | TEMP. <br> RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: |
| HIN241CAZ (See Note) | 0 to 70 | $\begin{aligned} & 28 \text { Ld SSOP } \\ & \text { (Pb-free) } \end{aligned}$ | M28.209 |
| HIN241CB | 0 to 70 | 28 Ld SOIC | M28.3 |
| HIN241CB-T | 0 to 70 | Tape and Reel |  |
| HIN241CBZ <br> (See Note) | 0 to 70 | $\begin{aligned} & 28 \text { Ld SOIC } \\ & \text { (Pb-free) } \end{aligned}$ | M28.3 |
| HIN241CBZ-T <br> (See Note) | 0 to 70 | Tape and Reel (Pb-free) |  |
| HIN2411B | -40 to 85 | 28 Ld SOIC | M28.3 |
| HIN241IBZ <br> (See Note) | -40 to 85 | 28 Ld SOIC (Pb-free) | M28.3 |

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which is compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J Std-020B.

## Pinouts




NOTE:

1. Either $0.1 \mu \mathrm{~F}$ or $1 \mu \mathrm{~F}$ capacitors may be used. The $\mathrm{V}+$ capacitor may be terminated to $\mathrm{V}_{\mathrm{CC}}$ or to GND.

Pinouts (Continued)

HIN237 (SOIC)
TOP VIEW



HIN238 (PDIP, SOIC)
TOP VIEW

| T2out 1 | 24 T3 out |
| :---: | :---: |
| T1out 2 | $23{ }^{\text {R }}{ }_{\text {IN }}$ |
| R21N ${ }^{3}$ | 22 R 3 out |
| R2out 4 | $21^{21} \mathrm{~T}_{4} \mathrm{~N}$ |
| T1 1 n 5 | 20 T4out |
| R1out 6 | 19 T3 |
| R11 ${ }^{7}$ | $18{ }^{18}{ }^{\text {T }}$ |
| GND 8 | 17 R 4 out |
| $\mathrm{v}_{\mathrm{cc}} \mathrm{Q}^{\text {a }}$ | $16{ }^{16}$ |
| C1+ 10 | 15 v - |
| $v+11$ | 14 C2- |
| C1- 12 | $13 \mathrm{C} 2+$ |



## Pinouts (Continued)

HIN239 (PDIP, SOIC)
TOP VIEW



## 2

$\frac{2}{6}$

Pinouts (Continued)

```
HIN241 (SOIC, SSOP) TOP VIEW
```




| Absolute Maximum Ratings |  |
| :---: | :---: |
| $V_{\text {CC }}$ to Ground. | $\ldots . .(G N D-0.3 V)<V_{C C}<6 \mathrm{~V}$ |
| V+ to Ground (Note 2) | $\left(\mathrm{V}_{\text {CC }}-0.3 \mathrm{~V}\right)<\mathrm{V}+<13.2 \mathrm{~V}$ |
| V- to Ground. | -12V $<\mathrm{V}-<(\mathrm{GND}+0.3 \mathrm{~V})$ |
| V+ to V- | 24V |
| Input Voltages |  |
| $\mathrm{T}_{\text {IN }}$ | $-0.3 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<(\mathrm{V}++0.3 \mathrm{~V})$ |
| $\mathrm{R}_{\text {IN }}$ | $\pm 30 \mathrm{~V}$ |
| Output Voltages |  |
| Tout | . $\mathrm{V}-\mathrm{-}-0.3 \mathrm{~V}$ ) < $\mathrm{V}_{\text {TXOUT }}<\left(\mathrm{V}_{+}+0.3 \mathrm{~V}\right)$ |
| ROUT | $\ldots$ (GND -0.3V) < $\mathrm{V}_{\text {RXOUT }}<(\mathrm{V}++0.3 \mathrm{~V})$ |
| Short Circuit Duration |  |
| Tout | Continuous |
| ROUT | . .Continuous |

## Operating Conditions

Temperature Range
$\qquad$

$$
\text { HIN2XXIX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}
$$

## Thermal Information

| Thermal Resistance (Typical, Note 3) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| 16 Ld PDIP Package | 90 |
| 24 Ld PDIP Package | 70 |
| 16 Ld SOIC Package | 100 |
| 24 Ld SOIC Package | 75 |
| 28 Ld SOIC Package | 70 |
| 28 Ld SSOP Package | 95 |
| 44 Ld MQFP Package | 80 |
| Maximum Junction Temperature (Plastic Package) | $.150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range. | C to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s) (SOIC, SSOP, MQFP - Lead Tips Only) | $. .300^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:
2. Only HIN239. For $\mathrm{V}+>11 \mathrm{~V}, \mathrm{C} 1$ must be $\leq 0.1 \mu \mathrm{~F}$.
3. $\theta_{J A}$ is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications Test Conditions: $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=$ Operating Temperature Range

| PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY CURRENTS |  |  |  |  |  |  |
| Power Supply Current, ICC | No Load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | HIN232 | - | 5 | 10 | mA |
|  |  | HIN236-HIN238, HIN240-HIN241 | - | 7 | 15 | mA |
|  |  | HIN239 | - | 0.4 | 1 | mA |
| V+ Power Supply Current, ICC No Load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | No Load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | HIN239 | - | 5.0 | 15 | mA |
| Shutdown Supply Current, $\mathrm{I}_{\text {CC }}$ (SD) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | - | 1 | 10 | $\mu \mathrm{A}$ |
| LOGIC AND TRANSMITTER INPUTS, RECEIVER OUTPUTS |  |  |  |  |  |  |
| Input Logic Low, $\mathrm{V}_{\text {IL }}$ | TIN, EN, Shutdown |  | - | - | 0.8 | V |
| Input Logic High, $\mathrm{V}_{\mathrm{IH}}$ | TIN |  | 2.0 | - | - | V |
|  | $\overline{\mathrm{EN}}$, Shutdown |  | 2.4 | - | - | V |
| Transmitter Input Pullup Current, $\mathrm{I}_{\mathrm{P}}$ | TIN $=0 \mathrm{~V}$ |  | - | 15 | 200 | $\mu \mathrm{A}$ |
| TTL/CMOS Receiver Output Voltage Low, V ${ }_{\text {OL }}$ | IOUT $=1.6 \mathrm{~mA}$ |  | - | 0.1 | 0.4 | V |
| TTL/CMOS Receiver Output Voltage High, V OH | l OUT $=-1.0 \mathrm{~mA}$ |  | 3.5 | 4.6 | - | V |
| RECEIVER INPUTS |  |  |  |  |  |  |
| RS-232 Input Voltage Range $\mathrm{V}_{\mathrm{IN}}$ |  |  | -30 | - | +30 | V |
| Receiver Input Impedance $\mathrm{R}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{IN}}= \pm 3 \mathrm{~V}$ |  | 3.0 | 5.0 | 7.0 | $\mathrm{k} \Omega$ |
| Receiver Input Low Threshold, $\mathrm{V}_{\text {IN }}(\mathrm{H}-\mathrm{L})$ | $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.8 | 1.2 | - | V |
| Receiver Input High Threshold, $\mathrm{V}_{\text {IN }}(\mathrm{L}-\mathrm{H})$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | - | 1.7 | 2.4 | V |
| Receiver Input Hysteresis V HYST |  |  | 0.2 | 0.5 | 1.0 | V |

## Electrical Specifications Test Conditions: $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=$ Operating Temperature Range (Continued)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TIMING CHARACTERISTICS |  |  |  |  |  |
| Baud Rate (1 Transmitter Switching) | $\mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega$ | 120 | - | - | kbps |
| Output Enable Time, teN | HIN236, HIN239, HIN240, HIN241 | - | 400 | - | ns |
| Output Disable Time, tols | HIN236, HIN239, HIN240, HIN241 | - | 250 | - | ns |
| Propagation Delay, tPD | RS-232 to TTL | - | 0.5 | - | $\mu \mathrm{s}$ |
| Instantaneous Slew Rate SR | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ( Note 4) | - | - | 30 | V/us |
| Transition Region Slew Rate, $\mathrm{SR}_{\mathrm{T}}$ | $R_{L}=3 k \Omega, C_{L}=2500$ pF Measured from +3 V to -3 V or -3 V to $+3 \mathrm{~V}, 1$ Transmitter Switching | - | 3 | - | V/us |
| TRANSMITTER OUTPUTS |  |  |  |  |  |
| Output Voltage Swing, ${ }_{\text {OUT }}$ | Transmitter Outputs, $3 \mathrm{k} \Omega$ to Ground | $\pm 5$ | $\pm 9$ | $\pm 10$ | V |
| Output Resistance, TOUT | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}+=\mathrm{V}-=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 2 \mathrm{~V}$ | 300 | - | - | $\Omega$ |
| RS-232 Output Short Circuit Current, ISC | TOUT shorted to GND | - | $\pm 10$ | - | mA |

NOTE:
4. Guaranteed by design.

## VOLTAGE DOUBLER

## VOLTAGE INVERTER



FIGURE 1. CHARGE PUMP

## Detailed Description

The HIN232 thru HIN241 family of RS-232 transmitters/receivers are powered by a single +5 V power supply (except HIN239), feature low power consumption, and meet all EIA RS-232C and V. 28 specifications. The circuit is divided into three sections: The charge pump, transmitter, and receiver.

## Charge Pump

An equivalent circuit of the charge pump is illustrated in Figure 1. The charge pump contains two sections: the voltage doubler and the voltage inverter. Each section is driven by a two phase, internally generated clock to generate +10 V and -10 V . The nominal clock frequency is 16 kHz . During phase one of the clock, capacitor C 1 is charged to $\mathrm{V}_{\mathrm{CC}}$. During phase two, the voltage on C 1 is added to $\mathrm{V}_{\mathrm{CC}}$, producing a signal across C 3 equal to twice $\mathrm{V}_{\mathrm{CC}}$. During phase one, C 2 is also charged to $2 \mathrm{~V}_{\mathrm{CC}}$, and then during phase two, it is inverted with respect to ground to produce a signal across C4 equal to $-2 \mathrm{~V}_{\mathrm{CC}}$. The charge pump accepts input voltages up
to 5.5 V . The output impedance of the voltage doubler section $\left(\mathrm{V}_{+}\right)$is approximately $200 \Omega$, and the output impedance of the voltage inverter section (V-) is approximately $450 \Omega$. A typical application uses $1 \mu \mathrm{~F}$ capacitors for $\mathrm{C} 1-\mathrm{C} 4$, however, the value is not critical. Increasing the values of C 1 and C 2 will lower the output impedance of the voltage doubler and inverter, increasing the values of the reservoir capacitors, C3 and C4, lowers the ripple on the $\mathrm{V}+$ and V - supplies.

During shutdown mode (HIN236, HIN240 and HIN241), SHUTDOWN control line set to logic " 1 ", the charge pump is turned off, $\mathrm{V}_{+}$is pulled down to $\mathrm{V}_{\mathrm{C}}$, V - is pulled up to GND , and the supply current is reduced to less than $10 \mu \mathrm{~A}$. The transmitter outputs are disabled and the receiver outputs are placed in the high impedance state.

## Transmitters

The transmitters are TTL/CMOS compatible inverters which translate the inputs to RS-232 outputs. The input logic threshold is about $26 \%$ of $\mathrm{V}_{\mathrm{CC}}$, or 1.3 V for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$. A logic 1 at the input results in a voltage of between -5 V and V - at the output, and a logic 0 results in a voltage between +5 V and ( $\mathrm{V}+-0.6 \mathrm{~V}$ ). Each transmitter input has an internal $400 \mathrm{k} \Omega$ pullup resistor so any unused input can be left unconnected and its output remains in its low state. The output voltage swing meets the RS-232C specifications of $\pm 5 \mathrm{~V}$ minimum with the worst case conditions of: all transmitters driving $3 \mathrm{k} \Omega$ minimum load impedance, $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, and maximum allowable operating temperature. The transmitters have an internally limited output slew rate which is less than $30 \mathrm{~V} / \mu \mathrm{s}$. The outputs are short circuit protected and can be shorted to ground indefinitely. The powered down output impedance is a minimum of $300 \Omega$ with $\pm 2 \mathrm{~V}$ applied to the outputs and $\mathrm{V} \mathrm{CC}=0 \mathrm{~V}$.


## Receivers

The receiver inputs accept up to $\pm 30 \mathrm{~V}$ while presenting the required $3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$ input impedance even if the power is off $\left(\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}\right)$. The receivers have a typical input threshold of 1.3 V which is within the $\pm 3 \mathrm{~V}$ limits, known as the transition region, of the RS-232 specifications. The receiver output is OV to $\mathrm{V}_{\mathrm{CC}}$. The output will be low whenever the input is greater than 2.4 V and high whenever the input is floating or driven between +0.8 V and -30 V . The receivers feature 0.5 V hysteresis to improve noise rejection. The receiver Enable line EN, when set to logic "1", (HIN236, 239, 240, and 241) disables the receiver outputs, placing them in the high impedance mode. The receiver outputs are also placed in the high impedance state when in shutdown mode.


FIGURE 3. RECEIVER

FIGURE 2. TRANSMITTER


FIGURE 4. PROPAGATION DELAY DEFINITION

## Typical Performance Curves



FIGURE 5. V- SUPPLY VOLTAGE vs $\mathrm{V}_{\mathrm{CC}}$, VARYING CAPACITORS

## Test Circuits (HIN232)



FIGURE 7. GENERAL TEST CIRCUIT


FIGURE 6. V+, V- OUTPUT VOLTAGE vs LOAD (HIN232)


FIGURE 8. POWER-OFF SOURCE RESISTANCE CONFIGURATION

## Applications

The HIN2XX may be used for all RS-232 data terminal and communication links. It is particularly useful in applications where $\pm 12 \mathrm{~V}$ power supplies are not available for conventional RS-232 interface circuits. The applications presented represent typical interface configurations.
A simple duplex RS-232 port with CTS/RTS handshaking is illustrated in Figure 9. Fixed output signals such as DTR (data terminal ready) and DSRS (data signaling rate select) is generated by driving them through a $5 \mathrm{k} \Omega$ resistor connected to $\mathrm{V}_{+}$.

In applications requiring four RS-232 inputs and outputs (Figure 10), note that each circuit requires two charge pump capacitors (C1 and C2) but can share common reservoir capacitors (C3 and C4). The benefit of sharing common reservoir capacitors is the elimination of two capacitors and the reduction of the charge pump source impedance which effectively increases the output swing of the transmitters.


FIGURE 9. SIMPLE DUPLEX RS-232 PORT WITH CTS/RTS HANDSHAKING


FIGURE 10. COMBINING TWO HIN232s FOR 4 PAIRS OF RS-232 INPUTS AND OUTPUTS

## Die Characteristics

DIE DIMENSIONS
160 mils $\times 140$ mils
METALLIZATION
Type: AI
Thickness: $10 k \AA \pm 1 \mathrm{k} \AA$
SUBSTRATE POTENTIAL
V+

## PASSIVATION

Type: Nitride over Silox Nitride Thickness: 8kA Silox Thickness: 7kA

## TRANSISTOR COUNT

238
PROCESS
CMOS Metal Gate

## Metallization Mask Layout



R5 ${ }_{\text {IN }}$

## Dual-In-Line Plastic Packages (PDIP)


-B-


NOTES:

1. Controlling Dimensions: $\operatorname{INCH}$. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch ( 0.25 mm ).
6. $E$ and $\mathrm{e}_{\mathrm{A}}$ are measured with the leads constrained to be perpendicular to datum $-\mathrm{C}-$.
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. $e_{C}$ must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch ( 0.25 mm ).
9. N is the maximum number of terminal positions.
10. Corner leads ( $1, \mathrm{~N}, \mathrm{~N} / 2$ and $\mathrm{N} / 2+1$ ) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of $0.030-0.045$ inch ( $0.76-1.14 \mathrm{~mm}$ ).

## Dual-In-Line Plastic Packages (PDIP)


-B-


NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions $A, A 1$ and $L$ are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch ( 0.25 mm ).
6. $E$ and $e_{A}$ are measured with the leads constrained to be perpendicular to datum $-\mathrm{C}-$.
7. $e_{\mathrm{B}}$ and $\mathrm{e}_{\mathrm{C}}$ are measured at the lead tips with the leads unconstrained. $\mathrm{e}_{\mathrm{C}}$ must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch $(0.25 \mathrm{~mm})$.
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of $0.030-0.045$ inch ( $0.76-1.14 \mathrm{~mm}$ ).

## Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed $0.15 \mathrm{~mm}(0.006$ inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch ) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch ) or greater above the seating plane, shall not exceed a maximum value of $0.61 \mathrm{~mm}(0.024$ inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M16.3 (JEDEC MS-013-AA ISSUE C) 16 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |  |  |  |  |
| A | 0.0926 | 0.1043 | 2.35 | 2.65 | - |  |  |  |  |  |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 | - |  |  |  |  |  |
| B | 0.013 | 0.0200 | 0.33 | 0.51 | 9 |  |  |  |  |  |
| C | 0.0091 | 0.0125 | 0.23 | 0.32 | - |  |  |  |  |  |
| D | 0.3977 | 0.4133 | 10.10 | 10.50 | 3 |  |  |  |  |  |
| E | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 |  |  |  |  |  |
| e | 0.050 |  | BSC | 1.27 |  |  |  |  |  |  |
| BSC | - |  |  |  |  |  |  |  |  |  |
| H | 0.394 | 0.419 | 10.00 | 10.65 | - |  |  |  |  |  |
| h | 0.010 | 0.029 | 0.25 | 0.75 | 5 |  |  |  |  |  |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |  |  |  |  |  |
| N | 16 |  |  | 16 |  |  |  |  |  | 7 |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |  |  |  |  |  |

Rev. 0 12/93

## Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M24.3 (JEDEC MS-013-AD ISSUE C) 24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :--- | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.0926 | 0.1043 | 2.35 | 2.65 | - |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 | - |
| B | 0.013 | 0.020 | 0.33 | 0.51 | 9 |
| C | 0.0091 | 0.0125 | 0.23 | 0.32 | - |
| D | 0.5985 | 0.6141 | 15.20 | 15.60 | 3 |
| E | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 |
| e | 0.05 BSC |  | 1.27 BSC |  | - |
| H | 0.394 | 0.419 | 10.00 | 10.65 | - |
| h | 0.010 | 0.029 | 0.25 | 0.75 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 24 |  | 24 |  | 7 |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |

Rev. 0 12/93

## Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension " $D$ " does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M28.3 (JEDEC MS-013-AE ISSUE C) 28 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |  |  |  |  |  |  |  |  |
| A | 0.0926 | 0.1043 | 2.35 | 2.65 | - |  |  |  |  |  |  |  |  |  |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 | - |  |  |  |  |  |  |  |  |  |
| B | 0.013 | 0.0200 | 0.33 | 0.51 | 9 |  |  |  |  |  |  |  |  |  |
| C | 0.0091 | 0.0125 | 0.23 | 0.32 | - |  |  |  |  |  |  |  |  |  |
| D | 0.6969 | 0.7125 | 17.70 | 18.10 | 3 |  |  |  |  |  |  |  |  |  |
| E | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 |  |  |  |  |  |  |  |  |  |
| e | 0.05 |  | BSC | 1.27 |  |  |  |  |  |  |  |  |  |  |
| BSC | - |  |  |  |  |  |  |  |  |  |  |  |  |  |
| H | 0.394 | 0.419 | 10.00 | 10.65 | - |  |  |  |  |  |  |  |  |  |
| h | 0.01 | 0.029 | 0.25 | 0.75 | 5 |  |  |  |  |  |  |  |  |  |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |  |  |  |  |  |  |  |  |  |
| N | 28 |  |  |  |  |  |  | 28 |  |  |  |  |  | 7 |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |  |  |  |  |  |  |  |  |  |

Shrink Small Outline Plastic Packages (SSOP)


NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension " $D$ " does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.20 mm ( 0.0078 inch) per side.
4. Dimension " $E$ " does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.20 mm ( 0.0078 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be 0.13 mm ( 0.005 inch ) total in excess of "B" dimension at maximum material condition.
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

Metric Plastic Quad Flatpack Packages (MQFP)


Q44.10x10 (JEDEC MS-022AB ISSUE B) 44 LEAD METRIC PLASTIC QUAD FLATPACK PACKAGE

|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | MIN | MAX | MIN | MAX |  |
| A | - | 0.096 | - | 2.45 | - |
| A1 | 0.004 | 0.010 | 0.10 | 0.25 | - |
| A2 | 0.077 | 0.083 | 1.95 | 2.10 | - |
| b | 0.012 | 0.018 | 0.30 | 0.45 | 6 |
| b1 | 0.012 | 0.016 | 0.30 | 0.40 | - |
| D | 0.515 | 0.524 | 13.08 | 13.32 | 3 |
| D1 | 0.389 | 0.399 | 9.88 | 10.12 | 4,5 |
| E | 0.516 | 0.523 | 13.10 | 13.30 | 3 |
| E1 | 0.390 | 0.398 | 9.90 | 10.10 | 4,5 |
| L | 0.029 | 0.040 | 0.73 | 1.03 | - |
| N | 44 |  |  | 44 | 7 |
| E | 0.032 BSC | 0.80 BSC | - |  |  |

Rev. 2 4/99
NOTES:

1. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
2. All dimensions and tolerances per ANSI Y14.5M-1982.
3. Dimensions D and E to be determined at seating plane -C .
4. Dimensions D1 and E1 to be determined at datum plane $-\mathrm{H}-$.
5. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm ( 0.010 inch ) per side.
6. Dimension b does not include dambar protrusion. Allowable dambar protrusion shall be 0.08 mm ( 0.003 inch) total.
7. " N " is the number of terminal positions.

All Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at website www.intersil.com/quality/iso.asp.

[^0]For information regarding Intersil Corporation and its products, see web site www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

