

1.0 Features

- 2.4 GHz radio transceiver
- Operates in the unlicensed Industrial, Scientific, and Medical (ISM) band (2.4 GHz–2.483 GHz)
- · -90 dBm receive sensitivity
- Up to 0 dBm output power
- Range of up to 10 meters or more
- Data throughput of up to 62.5 kbits/sec
- Highly integrated low cost, minimal number of external components required
- Dual DSSS reconfigurable baseband correlators
- SPI microcontroller interface (up to 2 MHz data rate)
- + 13 MHz \pm 50 ppm input clock operation
- Low standby current ~ 1 μA
- Integrated 32 bit Manufacturing ID
- Operating voltage from 2.7V to 3.6V
- Operating temperature from 0° to 70°C
- Offered in a small footprint 48 Quad Flat Pack No Leads (QFN) or cost saving 28-lead exposed paddle SOIC

2.0 Functional Description

The CYWUSB6932/CYWUSB6934 Integrated Circuits (ICs) are highly integrated 2.4 GHz Direct Sequence Spread Spectrum (DSSS) Radio System-on-Chip (SoC) ICs. From the Serial Peripheral Interface (SPI) to the antenna, these ICs are single-chip 2.4 GHz DSSS Gaussian Frequency Shift Keying (GFSK) baseband modems that connect directly to a USB controller or a standard microcontroller as shown in *Figure 3-1*.

The CYWUSB6932 is a transmit-only IC and is available in a cost saving 28-pin SOIC package. The CYWUSB6934 is a transceiver IC and is offered in both a 28-pin SOIC package and a small footprint 48-pin QFN package.

3.0 Applications

- PC Human Interface Devices (HID)
 - Mice
 - Keyboards
 - Joysticks
- Peripheral Gaming Devices
 - Game Controllers
 - Console Keyboards
- General
 - Presenter Tools
 - Remote Controls
 - Consumer Electronics
 - Barcode Scanners
 - POS Peripherals
 - Toys




Figure 3-1. CYWUSB6932/CYWUSB6934 Simplified Block Diagram



3.1 Applications Support

The CYWUSB6932/CYWUSB6934 ICs are supported by the CY3632 WirelessUSB Development Kit. The development kit provides all of the materials and documents needed to cut the cord on wired applications including two radio modules that connect directly to two prototyping platform boards, comprehensive WirelessUSB protocol code examples a WirelessUSB Listener tool and all of the associated schematics, gerber files and bill of materials.

The CY4632 WirelessUSB LS Keyboard Mouse Reference Design provides a production-worthy example of a wireless mouse and keyboard system.

The CY3633 WirelessUSB LS Gaming Development Kit provides support for designing a wireless gamepad for the major gaming consoles and is offered as an accessory to the CY3632 WirelessUSB.

4.0 Functional Overview

The CYWUSB6932/CYWUSB6934 ICs provide a complete WirelessUSB LS SPI to antenna radio modem. The SoC is designed to implement wireless devices operating in the worldwide 2.4 GHz Industrial, Scientific, and Medical (ISM) frequency band (2.400 GHz - 2.4835 GHz). It is intended for systems compliant with world-wide regulations covered by ETSI EN 301 489-1 V1.4.1, ETSI EN 300 328-1 V1.3.1 (European Countries); FCC CFR 47 Part 15 (USA and Industry Canada) and ARIB STD-T66 (Japan).

The CYWUSB6934 IC contains a 2.4 GHz radio transceiver, a GFSK modem and a dual DSSS reconfigurable baseband. The CYWUSB6932 IC contains a 2.4 GHz radio transmit-only, a GFSK modem and a DSSS baseband. The radio and baseband are both code- and frequency-agile. Forty-nine spreading codes selected for optimal performance (Gold codes) are supported across 78 1 MHz channels yielding a theoretical spectral capacity of 3822 channels. Both ICs support a range of up to 10 meters or more.

4.1 2.4 GHz Radio

The receiver and transmitter are a single-conversion low-Intermediate Frequency (low-IF) architecture with fully integrated IF channel matched filters to achieve high performance in the presence of interference. An integrated Power Amplifier (PA) provides an output power control range of 30 dB in seven steps.

Both the receiver and transmitter integrated Voltage Controlled Oscillator (VCO) and synthesizer have the agility to cover the complete 2.4 GHz GFSK radio transmitter ISM band. The VCO loop filter is also integrated on-chip.

4.2 GFSK Modem

The transmitter uses a DSP-based vector modulator to convert the 1 MHz chips to an accurate GFSK carrier.

The receiver uses a fully integrated Frequency Modulator (FM) detector with automatic data slicer to demodulate the GFSK signal.

4.3 Dual DSSS Baseband

Data is converted to DSSS chips by a digital spreader. De-spreading is performed by an oversampled correlator. The DSSS baseband cancels spurious noise and assembles properly correlated data bytes.

The DSSS baseband has four operating modes: 64 chips/bit Single Channel, 32 chips/bit Dual Channel, 32 chips/bit Single Channel 2x Oversampled, and 32 chips/bit Single Channel Dual Data Rate (DDR).

4.3.1 64 chips/bit Single Channel

The baseband supports a single data stream operating at 15.625 kbits/sec. The advantage of selecting this mode is its ability to tolerate a noisy environment. This is because the 15.625 kbits/sec data stream utilizes the longest PN Code resulting in the highest probability for recovering packets over the air. This mode can also be selected for systems requiring data transmissions over longer ranges.

4.3.2 32 chips/bit Dual Channel

The baseband supports two non-simultaneous data streams each operating at 31.25 kbits/sec.

4.3.3 32 chips/bit Single Channel 2x Oversampled

The baseband supports a single data stream operating at 31.25 kbits/sec that is sampled twice as much as the other modes. The advantage of selecting this mode is its ability to tolerate a noisy environment.

4.3.4 32 chips/bit Single Channel Dual Data Rate (DDR)

The baseband spreads bits in pairs and supports a single data stream operating at 62.5 kbits/sec.

4.4 Serializer/Deserializer (SERDES)

Both ICs provide a data Serializer/Deserializer (SERDES), which provides byte-level framing of transmit and receive data. Bytes for transmission are loaded into the SERDES and receive bytes are read from the SERDES via the SPI interface. The SERDES provides double buffering of transmit and receive data. While one byte is being transmitted by the radio the next byte can be written to the SERDES data register insuring there are no breaks in transmitted data.

After a receive byte has been received it is loaded into the SERDES data register and can be read at any time until the next byte is received, at which time the old contents of the SERDES data register will be overwritten.

4.5 Application Interfaces

Both ICs have a fully synchronous SPI slave interface for connectivity to the application MCU. Configuration and byte-oriented data transfer can be performed over this interface. An interrupt is provided to trigger real time events.

An optional SERDES Bypass mode (DIO) is provided for applications that require a synchronous serial bit-oriented data path. This interface is for data only.

4.6 Clocking and Power Management

A 13 MHz crystal (±50 ppm or better) is directly connected to X13IN and X13 without the need for external capacitors. Both ICs have a programmable trim capability for adjusting the on-chip load capacitance supplied to the crystal. The Radio Frequency (RF) circuitry has on-chip decoupling capacitors.



Both devices are powered from a 2.7V to 3.6V DC supply. Both devices can be shutdown to a fully static state using the $\overline{\text{PD}}$ pin.

Below are the requirements for the crystal to be directly connected to X13IN and X13:

- Nominal Frequency: 13 MHz
- Operating Mode: Fundamental Mode
- Resonance Mode: Parallel Resonant
- Frequency Stability: ± 50 ppm
- Series Resistance: ≤ 100 ohms
- Load Capacitance: 10 pF
- Drive Level: 10 uW–100 uW

4.7 Receive Signal Strength Indicator (RSSI)

The RSSI register (Reg 0x22) returns the relative signal strength of the ON-channel signal power and can be used to: 1) determine the connection quality, 2) determine the value of the noise floor, and 3) check for a quiet channel before transmitting.

The internal RSSI voltage is sampled through a 5-bit analog-to-digital converter (ADC). A state machine controls the conversion process. Under normal conditions, the RSSI state machine initiates a conversion when an ON-channel carrier is detected and remains above the noise floor for over 50uS. The conversion produces a 5-bit value in the RSSI register (Reg 0x22, bits 4:0) along with a valid bit, RSSI register (Reg 0x22, bits 5). The state machine then remains in HALT mode and does not reset for a new conversion until the receive mode is toggled off and on. Once a connection has been established, the RSSI register can be read to determine the relative connection quality of the channel. A RSSI register value lower than 10 indicates that the received signal strength is low, a value greater than 28 indicates a strong signal level.

To check for a quiet channel before transmitting, first set up receive mode properly and read the RSSI register (Reg 0x22). If the valid bit is zero, then force the Carrier Detect register (Reg 0x2F, bit 7=1) to initiate an ADC conversion. Then, wait greater than 50uS and read the RSSI register again. Next, clear the Carrier Detect Register (Reg 0x2F, bit 7=0) and turn the receiver OFF. Measuring the noise floor of a quiet channel is inherently a 'noisy' process so, for best results, this procedure should be repeated several times (~20) to compute an average noise floor level. A RSSI register value of 0-10

indicates a channel that is relatively quiet. A RSSI register value greater than 10 indicates the channel is probably being used. A RSSI register value greater than 28 indicates the presence of a strong signal.

5.0 Application Interfaces

5.1 SPI Interface

The CYWUSB6932/CYWUSB6934 ICs have a four-wire SPI communication interface between an application MCU and one or more slave devices. The SPI interface supports single-byte and multi-byte serial transfers. The four-wire SPI communications interface consists of Master Out-Slave In (MOSI), Master In-Slave Out (MISO), Serial Clock (SCK), and Slave Select (SS).

The SPI receives SCK from an application MCU on the SCK pin. Data from the application MCU is shifted in on the MOSI pin. Data to the application MCU is shifted out on the MISO pin. The active-low Slave Select (SS) pin must be asserted to initiate a SPI transfer.

The application MCU can initiate a SPI data transfer via a multi-byte transaction. The first byte is the Command/Address byte, and the following bytes are the data bytes as shown in *Figure 5-1* through *Figure 5-4*. The SS signal should not be deasserted between bytes. The SPI communications is as follows:

- Command Direction (bit 7) = "0" Enables SPI read transaction. A "1" enables SPI write transactions.
- Command Increment (bit 6) = "1" Enables SPI auto address increment. When set, the address field automatically increments at the end of each data byte in a burst access, otherwise the same address is accessed.
- Six bits of address.
- · Eight bits of data.

The SPI communications interface has a burst mechanism, where the command byte can be followed by as many data bytes as desired. A burst transaction is terminated by deasserting the slave select ($\overline{SS} = 1$).

The SPI communications interface single read and burst read sequences are shown in *Figure 5-2* and *Figure 5-3*, respectively.

The SPI communications interface single write and burst write sequences are shown in *Figure 5-4* and *Figure 5-5*, respectively.



Figure 5-1. SPI Transaction Format

			Byte 1	Byte 1+N			
Bit #	7	6	[5:0]	[7:0]			
Bit Name	DIR	INC	Address	Data			




Figure 5-2. SPI Single Read Sequence





Figure 5-3. SPI Burst Read Sequence








5.2 DIO Interface

The DIO communications interface is an optional SERDES bypass data-only transfer interface. In receive mode, DIO and DIOVAL are valid after the falling edge of IRQ, which clocks

the data as shown in *Figure 5-6.* In transmit mode, DIO and DIOVAL are sampled on the falling edge of the IRQ, which clocks the data as shown in *Figure 5-7.* The application MCU samples the DIO and DIOVAL on the rising edge of IRQ.





5.3 Interrupts

The CYWUSB6932/CYWUSB6934 ICs feature three sets of interrupts: transmit, received (CYWUSB6932 only), and a wake interrupt. These interrupts all share a single pin (IRQ), but can be independently enabled/disabled. In transmit mode, all receive interrupts are automatically disabled, and in receive mode all transmit interrupts are automatically disabled. However, the contents of the enable registers are preserved when switching between transmit and receive modes.

Interrupts are enabled and the status read through 6 registers: Receive Interrupt Enable (Reg 0x07), Receive Interrupt Status (Reg 0x08), Transmit Interrupt Enable (Reg 0x0D), Transmit Interrupt Status (Reg 0x0E), Wake Enable (Reg 0x1C), Wake Status (Reg 0x1D).

If more than 1 interrupt is enabled at any time, it is necessary to read the relevant interrupt status register to determine which event caused the IRQ pin to assert. Even when a given interrupt source is disabled, the status of the condition that would otherwise cause an interrupt can be determined by reading the appropriate interrupt status register. It is therefore possible to use the devices without making use of the IRQ pin at all. Firmware can poll the interrupt status register(s) to wait for an event, rather than using the IRQ pin.

The polarity of all interrupts can be set by writing to the Configuration register (Reg 0x05), and it is possible to configure the IRQ pin to be open drain (if active low) or open source (if active high).

5.3.1 Wake Interrupt

When the \overline{PD} pin is low, the oscillator is stopped. After \overline{PD} is deasserted, the oscillator takes time to start, and until it has done so, it is not safe to use the SPI interface. The wake

interrupt indicates that the oscillator has started, and that the device is ready to receive SPI transfers.

The wake interrupt is enabled by setting bit 0 of the Wake Enable register (Reg 0x1C, bit 0=1). Whether or not a wake interrupt is pending is indicated by the state of bit 0 of the Wake Status register (Reg 0x1D, bit 0). Reading the Wake Status register (Reg 0x1D) clears the interrupt.

5.3.2 Transmit Interrupts

Four interrupts are provided to flag the occurrence of transmit events. The interrupts are enabled by writing to the Transmit Interrupt Enable register (Reg 0x0D), and their status may be determined by reading the Transmit Interrupt Status register (Reg 0x0E). If more than 1 interrupt is enabled, it is necessary to read the Transmit Interrupt Status register (Reg 0x0E) to determine which event caused the IRQ pin to assert.

The function and operation of these interrupts are described in detail in Section 7.0.

5.3.3 Receive Interrupts

Eight interrupts are provided to flag the occurrence of receive events, four each for SERDES A and B. In 64 chips/bit and 32 chips/bit DDR modes, only the SERDES A interrupts are available, and the SERDES B interrupts will never trigger, even if enabled. The interrupts are enabled by writing to the Receive Interrupt Enable register (Reg 0x07), and their status may be determined by reading the Receive Interrupt Status register (Reg 0x08). If more than one interrupt is enabled, it is necessary to read the Receive Interrupt Status register (Reg 0x08) to determine which event caused the IRQ pin to assert.

The function and operation of these interrupts are described in detail in *Section 7.0*.



6.0 Application Examples




Figure 6-1. CYWUSB6932 Transmit-Only Battery-Powered Device




Figure 6-2. CYWUSB6934 USB Bridge Transceiver



Register Descriptions 7.0

Table 7-1 displays the list of registers inside the CYWUSB6932/CYWUSB6934 ICs that are addressable

through the SPI interface. All registers are read and writable, except where noted.

Table 7-1. CYWUSB6932/CyWUSB6934 Register Map^[2]

Register Name	Mnemonic	CYWUSB6934 Address	Page	Default	Access
Revision ID	REG_ID	0x00	8	0x07	RO
Synthesizer A Counter	REG_SYN_A_CNT	0x01	8	0x00	RW
Synthesizer N Counter	REG_SYN_N_CNT	0x02	8	0x00	RW
Control	REG_CONTROL	0x03	9	0x00	RW
Data Rate	REG_DATA_RATE	0x04	10	0x00	RW
Configuration	REG_CONFIG	0x05	10	0x01	RW
SERDES Control	REG_SERDES_CTL	0x06	11	0x03	RW
Receive Interrupt Enable	REG_RX_INT_EN	0x07 ^[1]	12	0x00	RW
Receive Interrupt Status	REG_RX_INT_STAT	0x08 ^[1]	13	0x00	RO
Receive Data A	REG_RX_DATA_A	0x09 ^[1]	14	0x00	RO
Receive Valid A	REG_RX_VALID_A	0x0A ^[1]	14	0x00	RO
Receive Data B	REG_RX_DATA_B	0x0B ^[1]	14	0x00	RO
Receive Valid B	REG_RX_VALID_B	0x0C ^[1]	14	0x00	RO
Transmit Interrupt Enable	REG_TX_INT_EN	0x0D	15	0x00	RW
Transmit Interrupt Status	REG_TX_INT_STAT	0x0E	16	0x00	RO
Transmit Data	REG_TX_DATA	0x0F	17	0x00	RW
Transmit Valid	REG_TX_VALID	0x10	17	0x00	RW
PN Code	REG_PN_CODE	0x11-0x18	17	0x1E8B6A3DE0E9B222	RW
Threshold Low	REG_THRESHOLD_L	0x19 ^[1]	18	0x08	RW
Threshold High	REG_THRESHOLD_H	0x1A ^[1]	18	0x38	RW
Wake Enable	REG_WAKE_EN	0x1C	18	0x00	RW
Wake Status	REG_WAKE_STAT	0x1D	19	0x01	RO
Analog Control	REG_ANALOG_CTL	0x20	19	0x04	RW
Channel	REG_CHANNEL	0x21	20	0x00	RW
Receive Signal Strength Indicator	REG_RSSI	0x22 ^[1]	20	0x00	RO
Power Control	REG_PA	0x23	20	0x00	RW
Crystal Adjust	REG_CRYSTAL_ADJ	0x24	21	0x00	RW
VCO Calibration	REG_VCO_CAL	0x26	21	0x00	RW
AGC Control	REG_AGC_CTL	0x2E	21	0x00	RW
Carrier Detect	REG_CARRIER_DETECT	0x2F	21	0x00	RW
Clock Manual	REG_CLOCK_MANUAL	0x32	22	0x00	RW
Clock Enable	REG_CLOCK_ENABLE	0x33	22	0x00	RW
Synthesizer Lock Count	REG_SYN_LOCK_CNT	0x38	22	0x64	RW
Manufacturing ID	REG_MID	0x3C-0x3F	22	_	RO

Notes:

Register not applicable to CYWUSB6932.
 All registers are accessed Little Endian.



Figure 7-1. Revision ID Register

Addr: 0x00			RE	G_ID		Defaul	t: 0x07
7	6	5	4	3 2 1 0			
Silicon ID					Produ	uct ID	

Bit Name Description

7.4 Silicon ID These are the Silicon ID revision bits. 0000 = Rev A, 0001 = Rev B, etc. These bits are read-only.

These are the Product ID revision bits. Fixed at value 0111. These bits are read-only. 3:0 Product ID

Figure 7-2. Synthesizer A Counter

Addr	Addr: 0x01			REG_SYN_A_CNT			Default: 0x00		
7	6	5	4	3	2	1	0		
	Reserved				Count				

Bit Name Description

7:5 Reserved

4:0

6:0

These bits are reserved and should be written with zeros.

Count The Synthesizer A Counter register is used for diagnostic purposes and is not recommended for normal operation. The Channel register is the recommended method of setting the Synthesizer frequency.

> The Synthesizer A Count along with the Synthesizer N Count can be used to generate the Synthesizer frequency. The range of valid values of the Synthesizer A Count is 0 through 31. Using the Synthesizer A and N Count register is an alternative to using the Channel register. Selection between the use of the Channel register or the A and N registers is done through the Channel register (Reg 0x21, bit 7). When in Channel mode the A and N Count bits can be used to read the A and N values derived directly from the Channel.

Figure 7-3. Synthesizer N Counter

Addr	Addr: 0x02			REG_SYN_N_CNT			Default: 0x00		
7	6	5	4	3	2	1	0		
Reserved		•		Count			•		

Bit Name Description

7 Reserved This bit is reserved and should be written with zero.

The Synthesizer N Counter register is used for diagnostic purposes and therefore is not recommended for normal Count operation. The Channel register is the recommended method of setting the Synthesizer frequency.

The Synthesizer N Count along with the Synthesizer A Count can be used to generate the Synthesizer frequency. The range of valid values of the Synthesizer N Count is 74 through 76. Using the Synthesizer A and N Count register is an alternative to using the Channel register. Selection between the use of the Channel register or the A and N registers is done through the Channel register (Reg 0x21, bit 7). When in Channel mode the A and N Count bits can be used to read the A and N values derived directly from the Channel.



Figure 7-4. Control

	Addr:	0x03		REG_CO	NTROL		Defau	lt: 0x00
	7	6	5	4	3	2	1	0
	RX Enable	TX Enable	PN Code Select	Auto Syn Count Select	Auto PA Disable	PA Enable	Auto Syn Disable	Syn Enable
Bit	Name	Description	on					
7	RX Enable	1 = Rece	e Enable bit is us ive Enabled ive Disabled	ed to place the IC i	n receive mode.			
6	TX Enable	1 = Trans	nit Enable bit is us smit Enabled smit Disabled	sed to place the IC i	n transmit mode			
5	PN Code Sel	1 = 32 M 0 = 32 Le	ost Significant Bite east Significant Bit	ect bit selects betw s of PN code are us ts of PN code are u e Code Width bit is	sed			de.
4	Auto Syn Co Select	two options or by the au 1 = Synth 0 = Synth	are a programma uto detection of th nesizer settle time nesizer settle time nended that the A	Select bit is used to able settle time base e synthesizer lock. is based on a cour is based on the int uto Syn Count Sele	ed on the value ir nt in Syn Lock Co ernal synthesize	n Syn Lock Count r ount register (Reg (r lock signal	egister (Reg 0x38 0x38)	i), in units of 2 us,
3	Auto PA Disa	are automa 1 = Regis 0 = Auto When this b	tic control by the l ster controlled PA PA Enable. vit is set to 1 the sta	able bit is used to de baseband or by firm Enable. ate of PA enable is o the PA control to th	ware through re	gister writes.		
2	PA Enable	1 = Powe 0 = Powe	er Amplifier Enable er Amplifier Disabl	enable or disable tl ed ed e Auto PA Disable t	·		otherwise this bit i	s don't care.
1	Auto Syn Disable	automatic c 1 = Regis 0 = Auto When this b bit is set to	control by the base ster controlled Syr Synthesizer Enab bit is set to 1 the st 0 the state of the		e through registe zer is directly cor rolled by the Aut	er writes. htrolled by bit Syn E o Syn Count Selec	Enable (Reg 0x03	, bit 0). When this
0	Syn Enable	1 = Synth 0 = Synth	nesizer Enabled nesizer Disabled	s used to enable or ito Syn Disable bit i	2		erwise this bit is c	lon't care.



Figure	7-5.	Data	Rate
--------	------	------	------

				i iguic / o				
	Addr: 0	x04		REG_DA	TA_RATE		Defau	lt: 0x00
	7	6 5 4 3 2						0
			Reserved			Code Width	Data Rate	Sample Rate
Bit	Name	Description						
7:3	Reserved	These bits ar	e reserved and sh	ould be written wi	th zeros.			
2 ^[3]	Code Width	1 = 32 chip	dth bit is used to s s/bit PN codes s/bit PN codes	select between 32	chips/bit and 64 o	chips/bit PN codes.		
		By choosing set). A 64 chi interference.	a 32 chips/bit PN- ps/bit PN code off By selecting to us	code, the data thre ers improved ranc e a 32 chips/bit Pl	oughput can be do ge over its 32 chip N code a number	lata throughput, rar oubled or even qua s/bit counterpart as of other register bi (Reg 0x04, bit 1), a	adrupled (when d s well as more ro ts are impacted a	ouble data rate is bustness to nd need to be
1 ^[3]	Data Rate	62.5kbits/sec 1 = Double		s per PN code (No		e of operation whic sions)	h delivers a raw	data rate of
		This bit is ap 0x04, bit 2=1 code is interp This 64 chips using Normal	blicable only when). When using Dou reted as 2 bits of d /bit PN code is the	using 32 chips/bi uble Data Rate, th lata. When using the split into two an w data throughpu	e raw data throug his mode a single d used by the bas t is 32kbits/sec. A	can be selected b hput is 62.5 kbits/s 64 chips/bit PN cod eband to offer the I dditionally, Normal	ec because ever le is placed in the Double Data Rate	y 32 chips/bit PN PN code register. capability. When
0 ^[3]	Sample Rate	1 = 12x Ov 0 = 6x Ove Using 12x ov Rate this bit is receive from t	ersampling rsampling ersampling improv s don't care. Wher	ves the correlators in the Normal Da des. Therefore the	s receive sensitivit ta Rate setting an	ng 32 chips/bit PN o y. When using 64 o d choosing 12x ove 2x oversampling is	chips/bit PN code ersampling, elimir to be selected is w	s or Double Data nates the ability to

receive from two different PN codes. Therefore the only time when 12x oversampling is to be selected is when a 32 chips/bi PN code is being used and there is no need to receive data from sources with two different PN codes.

	Addr: 0x0)5		REG_C	CONFIG		Defaul	t: 0x01
	7 6 5			4	3	2	1	0
	F	Reserved	•	Receive Invert	Transmit Invert	Reserved	IRQ Pir	n Select
Bit	Name	Descriptio	n					
7:5	Reserved	These bits	are reserved and	should be written	with zeros.			
4	Receive Invert	1 = Inver	ve Invert bit is use ted over-the-air F inverted over-the		eived data.			
3	Transmit Invert	1 = Inver	nit Invert bit is us ted Transmit Dat inverted Transmit	а.	ta that is to be trans	smitted.		
2	Reserved	This bit is r	eserved and sho	uld be written with	zero.			
1:0	IRQ Pin Select	The Interru	pt Request Pin S	elect bits are used	to determine the d	rive method of the	e IRQ pin.	
		11 = Ope	en Source (assert	ed = 1, deasserted	d = Hi-Z)			
		10 = Ope	en Drain (asserte	d = 0, deasserted =	= Hi-Z)			
		01 = CM	OS (asserted = 1	, deasserted = 0)				
		00 = CM	OS Inverted (ass	erted = 0, deasser	ted = 1)			

Figure 7-6. Configuration

3. The following Reg 0x04, bits 2:0 values are not valid:
001 - Not Valid
010 - Not Valid
011 - Not Valid
111 - Not Valid



Figure 7-7. SERDES Control

	Addr: 0x06			REG_SERDES_CTL				Default: 0x03		
	7	6	5	4	3	2	1	0		
		Rese	erved		SERDES Enable		EOF Length			
Bit	Name	Descript	tion							
7:4	Reserved	These bi	its are reserved ar	nd should be writte	en with zeros.					

7:4 Reserved3 SERDES Enal

SERDES Enable The SERDES Enable bit is used to switch between bit-serial mode and SERDES mode.

1 = SERDES enabled.

0 = SERDES disabled, bit-serial mode enabled.

When the SERDES is enabled data can be written to and read from the IC one byte at a time, through the use of the SERDES Data registers. The bit-serial mode requires bits to be written one bit at a time through the use of the DIO/DIOVAL pins, refer to section 3.2. It is recommended that SERDES mode be used to avoid the need to manage the timing required by the bit-serial mode.

2:0 EOF Length The End of Frame Length bits are used to set the number of sequential bit times for an inter-frame gap without valid data before an EOF event will be generated. When in receive mode and a valid bit has been received the EOF event can then be identified by the number of bit times that expire without correlating any new data. The EOF event causes data to be moved to the proper SERDES Data Register and can also be used to generate interrupts. If 0 is the EOF length, an EOF condition will occur at the first invalid bit after a valid reception.



	Addr: 0x07 REG_RX_INT_EN Default: 0x00										
	7	6	5	4	3	2	1	0			
Un	, derflow B	Overflow B	EOF B	Full B	Underflow A	Overflow A	EOF A	Full A			
Bit	Name	Description									
7	Underflow E	Iterflow B The Underflow B bit is used to enable the interrupt associated with an underflow condition with the Receive SERDES Data B register (Reg 0x0B) 1 = Underflow B interrupt enabled for Receive SERDES Data B 0 = Underflow B interrupt disabled for Receive SERDES Data B An underflow condition occurs when attempting to read the Receive SERDES Data B register (Reg 0x0B) when it is empty.									
6 Overflow B The Overflow B bit is used to enable the interrupt associated with an overflow condition with the Receive SERDES Data B register (Reg 0x0B) 1 = Overflow B interrupt enabled for Receive SERDES Data B 0 = Overflow B interrupt disabled for Receive SERDES Data B An overflow condition occurs when new received data is written into the Receive SERDES Data B register (Reg 0x0B) before the prior data is read out.											
5	·										
4	Full B	data placed 1 = Full B 0 = Full B A Full B cor register (Re	The Full B bit is used to enable the interrupt associated with the Receive SERDES Data B register (Reg 0x0B) hav data placed in it. 1 = Full B interrupt enabled for Receive SERDES Data B 0 = Full B interrupt disabled for Receive SERDES Data B A Full B condition occurs when data is transferred from the Channel B Receiver into the Receive SERDES Data B register (Reg 0x0B). This could occur when a complete byte is received or when an EOF event occurs whether or a complete byte has been received.								
3	Underflow A	Data A regis 1 = Unde 0 = Unde	ster (Reg 0x09) rflow A interrupt e rflow A interrupt d	nabled for Receiv	rupt associated wit re SERDES Data A re SERDES Data A g to read the Recei	A A					
2	Overflow A	A register ((1 = Overf 0 = Overf An overflow	0x09) Iow A interrupt en Iow A interrupt dis	abled for Receive abled for Receive when new receive	ot associated with a SERDES Data A SERDES Data A e data is written int						
1	EOF A	 The End of Frame A bit is used to enable the interrupt associated with an End of Frame condition with the Channel Receiver. 1 = EOF A interrupt enabled for Channel A Receiver. 0 = EOF A interrupt disabled for Channel A Receiver. The EOF IRQ asserts during an End of Frame condition. End of Frame conditions occur after at least one bit has detected, and then the number of invalid bits in a frame exceeds the number in the EOF length field. If 0 is the Event and EVEN and						one bit has been If 0 is the EOF			
0	Full A	written into 1 = Full A 0 = Full A A Full A cor register (Re	it. interrupt enabled interrupt disabled indition occurs whe	l for Receive SER I for Receive SER In data is transfer Id occur when a c		nel A Receiver into	o the Receive SE	RDES Data A			



Figure 7-9. Receive Interrupt Status^[4]

	Addr:	0x08		Default: 0x00								
	7	6	5	4	3	2	1	0				
١	/alid B	Flow Violation B	EOF B	Full B	Valid A	Flow Violation A	EOF A	Full A				
Bit	Name	Descriptio	on									
7	Valid B	1 = All b 0 = Not When data	The Valid B bit is true when all the bits in the Receive SERDES Data B register (Reg 0x0B) are valid. 1 = All bits are valid for Receive SERDES Data B. 0 = Not all bits are valid for Receive SERDES Data B. When data is written into the Receive SERDES Data B register (Reg 0x0B) this bit is set if all of the bits within the byte that has been written are valid. This bit cannot generate an interrupt.									
6	Flow Violation The Flow Violation B bit is used to signal whether an overflow or underflow condition has occurred for the Receive SERDES Data B register (Reg 0x0B). 1 Overflow/underflow interrupt pending for Receive SERDES Data B. 0 No overflow/underflow interrupt pending for Receive SERDES Data B. 0 No overflow/underflow interrupt pending for Receive SERDES Data B. 0 No overflow/underflow interrupt pending for Receive SERDES Data B. 0 No overflow conditions occur when the radio loads new data into the Receive SERDES Data B register (Reg 0x0B) be the prior data has been read. Underflow conditions occur when trying to read the Receive SERDES Data B register (Reg 0x0B) when the register is empty. This bit is cleared by reading the Receive Interrupt Status register (Reg 0x0B)											
5	EOF B	1 = EOF 0 = No I An EOF c specified i	The End of Frame B bit is used to signal whether an EOF event has occurred on the Channel B receive. 1 = EOF interrupt pending for Channel B. 0 = No EOF interrupt pending for Channel B. An EOF condition occurs for the Channel B Receiver when receive has begun and then the number of bit times specified in the SERDES Control register (Reg 0x06) elapse without any valid bits being received. This bit is cle- by reading the Receive Interrupt Status register (Reg 0x08)									
4	Full B	1 = Rec 0 = No I A Full B co register (R	eive SERDES Da Receive SERDES ondition occurs w	ata B full interrupt p Data B full interru hen data is transfe buld occur when a	pending. upt pending. erred from the Cha	a B register (Reg 0 annel B Receiver in eceived or when an	to the Receive SE	RDES Data B				
3	Valid A	The Valid 1 = All b 0 = Not When data	A bit is true when bits are valid for R all bits are valid fo a is written into the	all of the bits in th eceive SERDES I or Receive SERDI Receive SERDI	Data A. ES Data A. S Data A register (ES Data A Register Reg 0x09) this bit is						
2	Flow Violati A	on The Flow SERDES 1 = Over 0 = No o Overflow o the prior d	that has been written are valid. This bit cannot generate an interrupt. The Flow Violation A bit is used to signal whether an overflow or underflow condition has occurred for the Receive SERDES Data A register (Reg 0x09). 1 = Overflow/underflow interrupt pending for Receive SERDES Data A. 0 = No overflow/underflow interrupt pending for Receive SERDES Data A. Overflow conditions occur when the radio loads new data into the Receive SERDES Data A register (Reg 0x09) be the prior data has been read. Underflow conditions occur when trying to read the Receive SERDES Data A register (Reg 0x09) be (Reg 0x09) when the register is empty. This bit is cleared by reading the Receive Interrupt Status register (Reg 0x09) be									
1	EOF A	The End c 1 = EOF 0 = No I An EOF c specified i	The End of Frame A bit is used to signal whether an EOF event has occurred on the Channel A receive. 1 = EOF interrupt pending for Channel A. 0 = No EOF interrupt pending for Channel A. An EOF condition occurs for the Channel A Receiver when receive has begun and then the number of bit times specified in the SERDES Control register (0x06) elapse without any valid bits being received. This bit is cleared reading the Receive Interrupt Status register (Reg 0x08).									
0	Full A	1 = Rec 0 = No I A Full A co Register (I	eive SERDES Da Receive SERDES ondition occurs w	ata A full interrupt p Data A full interru hen data is transfe ould occur when a	pending. upt pending. erred from the Cha	a A register (Reg 0 annel A Receiver in eceived or when ar	to the Receive SE	RDES Data A				

Note:

^{4.} All status bits are set and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The status bits are affected by TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the receive status will read 0 if the IC is not in receive mode. These register are read-only.



Figure 7-10. Receive SERDES Data A

Addr: 0x09			REG_RX	_DATA_A		Defaul	Default: 0x00				
7 6		5	4	3	2	1	0				
	Data										

Bit Name Description

7:0 Data Received Data for Channel A. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.

Figure 7-11. Receive SERDES Valid A

Addr: 0x0A			REG_RX_	_VALID_A		Default: 0x00					
7 6		5	4	3	2	1 0					
	Valid										

Bit Name Description

7:0

Valid These bits indicate which of the bits in the Receive SERDES Data A register (Reg 0x09) are valid. A "1" indicates that the corresponding data bit is valid for Channel A.

If the Valid Data bit is set in the Receive Interrupt Status register (Reg 0x08) all eight bits in the Receive SERDES Data A register (Reg 0x0A) are valid. Therefore, it is not necessary to read the Receive SERDES Valid A register (Reg 0x0C). The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.

Figure 7-12. Receive SERDES Data B

Addr: 0x0B			REG_RX	Default: 0x00							
7 6		5	4	3	2	1 0					
	Data										

Bit Name Description

7:0 Data Received Data for Channel B. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.

Figure 7-13. Receive SERDES Valid B

Addr:	0x0C		REG_RX	VALID_B		Defaul	t: 0x00				
7 6		5	4	3	2	1 0					
	Valid										

Bit Name Description

7:0 Valid These bits indicate which of the bits in the Receive SERDES Data B register (Reg 0x0B) are valid. A "1" indicates that the corresponding data bit is valid for Channel B.

If the Valid Data bit is set in the Receive Interrupt Status register (0x08) all eight bits in the Receive SERDES Data B register (Reg 0x0B) are valid. Therefore, it is not necessary to read the Receive SERDES Valid B register (Reg 0x0C). The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.



Ad	dr: 0x0D			Default: 0x00						
	7	6	5	4	3	2	1	0		
		Rese	erved		Underflow	Overflow	Done	Empty		
Bit	Name	Description								
7:4	Reserved	These bits are	reserved and she	ould be written wit	h zeros.					
3	Underflow	SERDES Data 1 = Underflo 0 = Underflo An underflow of	The Underflow bit is used to enable the interrupt associated with an underflow condition associated with the Transm SERDES Data register (Reg 0x0F) 1 = Underflow interrupt enabled. 0 = Underflow interrupt disabled. An underflow condition occurs when attempting to transmit while the Transmit SERDES Data register (Reg 0x0F) doe have any data.							
2	Overflow	register (0x0F) 1 = Overflow 0 = Overflow An overflow co	The Overflow bit is used to enabled the interrupt associated with an overflow condition with the Transmit SERDES Data register (0x0F). 1 = Overflow interrupt enabled. 0 = Overflow interrupt disabled. An overflow condition occurs when attempting to write new data to the Transmit SERDES Data register (Reg 0x0F) before the preceding data has been transferred to the transmit shift register.							
1	Done	1 = Done int 0 = Done int The Done cone	The Done bit is used to enable the interrupt that signals the end of the transmission of data. 1 = Done interrupt enabled. 0 = Done interrupt disabled. The Done condition occurs when the Transmit SERDES Data register (Reg 0x0F) has transmitted all of its data and the is no more data for it to transmit.							
0	Empty	1 = Empty ir 0 = Empty ir	nterrupt enabled. Interrupt disabled. Indition occurs wh	·	at signals when the Transmit SERDES register (Reg 0x0F) is empty. SERDES Data register (Reg 0x0F) is loaded into the transmit buffer a					



	Figure 7-13. Transmit interrupt Status											
	Addr:	0x0E		REG_TX_	INT_STAT		Default: 0x00					
	7	6	5	4	3	2	1	0				
		Rese	erved	•	Underflow	Overflow	Done	Empty				
Bit	Name	Description										
7:4	Reserved	These bits are re	eserved. This reg	ister is read-only.								
3	Underflow	0x0F) has occur 1 = Underflow 0 = No Underf This IRQ will ass when the transm 0x0F). This will o	The Underflow bit is used to signal when an underflow condition associated with the Transmit SERDES Data register (Reg DXOF) has occurred. 1 = Underflow Interrupt pending. 0 = No Underflow Interrupt pending. This IRQ will assert during an underflow condition to the Transmit SERDES Data register (Reg 0x0F). An underflow occurs when the transmitter is ready to sample transmit data, but there is no data ready in the Transmit SERDES Data register (Reg 0x0F). This will only assert after the transmitter has transmitted at least one bit. This bit is cleared by reading the Transmit nterrupt Status register (Reg 0x0E).									
2	Overflow	The Overflow bit is used to signal when an overflow condition associated with the Transmit SERDES Data register (0x has occurred. 1 = Overflow Interrupt pending. 0 = No Overflow Interrupt pending. This IRQ will assert during an overflow condition to the Transmit SERDES Data register (Reg 0x0F). An overflow occu when the new data is loaded into the Transmit SERDES Data register (Reg 0x0F) before the previous data has been s This bit is cleared by reading the Transmit Interrupt Status register (Reg 0x0E).										
1	Done	1 = Done Inte 0 = No Done I This IRQ will ass	The Done bit is used to signal the end of a data transmission. 1 = Done Interrupt pending. 0 = No Done Interrupt pending. This IRQ will assert when the data is finished sending a byte of data and there is no more data to be sent. This will only asser after the transmitter has transmitted as least one bit. This bit is cleared by reading the Transmit Interrupt Status register (Re									
0	Empty	1 = Empty Inte 0 = No Empty This IRQ will ass Data register (Re	errupt pending. Interrupt pending sert when the training eg 0x0F). Writing	g. nsmit serdes is em	oty. When this IRQ DES Data register	ster (Reg 0x0F) ha is asserted it is ok (Reg 0x0F) will cle	to write to the Tr					

Note:

 All status bits are set and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The status bits are affected by the TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the transmit status will read 0 if the IC is not in transmit mode. These registers are read-only.



Figure 7-16. Transmit SERDES Data

Addr: 0x0F			REG_T	X_DATA		Default: 0x00				
7 6		5	4	3	2	1 0				
	Data									

Bit Name Description

7:0 Data Transmit Data. The over-the-air transmitted order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7.

Figure 7-17. Transmit SERDES Valid

Addr	: 0x10		REG_TX_VALID				Default: 0x00		
7 6		5	4	3	2	1 0			
	Valid								

Bit Name Description

7:0 Valid^[6] The Valid bits are used to determine which of the bits in the Transmit SERDES Data register (reg 0x0F) are valid.

1 =Valid bits are used to determine which of the

0 = Invalid transmit bit.

Figure	7-18	ΡN	Code
FIGULE	1-10.		Coue

		Α	ddr	: 0x	11-1	8								RE	G_	PN_	CO	DE						(0x1E	E8B	Defa 6A3			3222	2
6 3	6 2	6 1	6 0	5 9	5 8	5 7	5 6	5 5	5 4	5 3	5 2	5 1	5 0	4 9	4 8	4 7	4 6	4 5	4 4	4 3	4 2	4 1	4 0	3 9	3 8	3 7	3 6	3 5	3 4	33	3 2
		Ac	ldres	s Ox	18					4 3 2 1 0 9 8 7 6 5 4 3 2 1 Address 0x17 Address 0x16							Address 0x15														
3	3	2	2 8	2	2	25	2 4	23	2	2	2	1 0	1 8	1	1	15	1	1 3	1	1	1	9	8	7	6	5	4	3	2	1	0

1	Ő	9	8	7	6	5	4	3	2	1	ō	9	8	7	6	5	4	3	2	1	ò	Ŭ	U	,	0	0	-	5	2	Ŭ
Address 0x14						Ac	dres	s Ox	13					Ac	Idres	ss Ox	:12					Ac	Idres	s Ox	11					

Bit Name Description

63:0 PN Codes The value inside the 8 byte PN code register is used as the spreading code for DSSS communication. All 8 bytes can be used together for 64 chips/bit PN code communication, or the registers can be split into two sets of 32 chips/bit PN codes and these can be used alone or with each other to accomplish faster data rates. Not any 64 chips/bit value can be used as a PN code as there are certain characteristics that are needed to minimize the possibility of multiple PN codes interfering with each other or the possibility of invalid correlation. The over-the-air order is bit 0 followed by bit 1... followed by bit 63.

Note:

6. Note: The Valid bit in the Transmit SERDES Valid register (Reg 0x10) is used to mark whether the radio will send data or preamble during that bit time of the data byte. Data is sent LSB first. The SERDES will continue to send data until there are no more VALID bits in the shifter. For example, writing 0x0F to the Transmit SERDES Valid register (Reg 0x10) will send half a byte.



Figure 7-19. Threshold Low

Addr	: 0x19		REG_THR		Default: 0x08				
7	6	5	4	3	2	1	0		
Reserved			•						

Bit Name Description

7 Reserved

6:0 Threshold Low

This bit is reserved and should be written with zero.

The Threshold Low value is used to determine the number of missed chips allowed when attempting to correlate a single data bit of value '0'. A perfect reception of a data bit of '0' with a 64 chips/bit PN code would result in zero correlation matches, meaning the exact inverse of the PN code has been received. By setting the Threshold Low value to 0x08 for example, up to eight chips can be erroneous while still identifying the value of the received data bit. This value along with the Threshold High value determine the correlator count values for logic '1' and logic '0'. The threshold values used determine the sensitivity of the receiver to interference and the dependability of the received data. By allowing a minimal number of erroneous chips the dependability of the received data increases while the robustness to interference decreases. On the other hand increasing the maximum number of missed chips means reduced data integrity but increased robustness to interference and increased range.

Figure 7-20. Threshold High

Addr:	0x1A		REG_THR		Default: 0x38					
7	6	5	4	2	1	0				
Reserved		Threshold High								

Bit	Name	Description
7	Reserved	This bit is reserved and should be written with zero.
6:0	Threshold High	The Threshold High value is used to determine the number of matched chips allowed when attempting to correlate a single data bit of value '1'. A perfect reception of a data bit of '1' with a 64 chips/bit or a 32 chips/bit PN code would result in 64 chips/bit or 32 chips/bit correlation matches, respectively, meaning every bit was received perfectly. By setting the Threshold High value to 0x38 (64-8) for example, up to eight chips can be erroneous while still identifying the value of the received data bit. This value along with the Threshold Low value determine the correlator count values for logic '1' and logic '0'. The threshold values used determine the sensitivity of the receiver to interference and the dependability of the received data. By allowing a minimal number of erroneous chips the dependability of the received data increases while the robustness to interference decreases. On the other hand increasing the maximum number of missed chips means reduced data integrity but increased robustness to interference and increased range.

Figure 7-21. Wake Enable

Addr:	0x1C		REG_W		Default: 0x00				
7	6	5	4	3	2	1	0		
	·		Reserved				Wakeup En- able		

Bit Name

7:1

Description

Reserved These bits are reserved and should be written with zeros.

0 Wakeup Enable

Wakeup interrupt enable. 0 = disabled

1 = enabled

A wakeup event is triggered when the PD pin is deasserted and once the IC is ready to receive SPI communications.



Figure 7-22. Wake Status

Addr:	0x1D		REG_WA	Default: 0x01					
7	6	5	5 4 3 2 1						
	•					Wakeup Status			

Name

7:1 Reserved

Bit

These bits are reserved. This register is read-only.

Wakeup Status 0 Wakeup status.

0 = Wake interrupt not pending 1 = Wake interrupt pending

Description

This IRQ will assert when a wakeup condition occurs. This bit is cleared by reading the Wake Status register (Reg 0x1D). This register is read-only.

Addr	: 0x20		REG_ANA		Default: 0x00			
7	6	5	4	3	2	1	0	
Reserved	AGC Disable	MID Read Enable	Reserved	Reserved	PA Output Enable	Palnv	Rst	

Bit	Name	Description
7	Reserved	This bit is reserved and should be written with zero.
6	AGC RSSI Control	Enables AGC/RSSI control via Reg 0x2E and Reg 0x2F.
5	MID Read Enable	The MID Read Enable bit must be set to read the contents of the Manufacturing ID register (Reg 0x3C-0x3F). Enabling the Manufacturing ID register (Reg 0x3C-0x3F) consumes power. This bit should only be set when reading the contents of the Manufacturing ID register (Reg 0x3C-0x3F).
4:3	Reserved	These bits are reserved and should be written with zeros.
2	PA Output Enable	The Power Amplifier Output Enable bit is used to enable the PACTL pin for control of an external power amplifier. 1 = PA Control Output Enabled on PACTL pin. 0 = PA Control Output Disabled on PACTL pin.
1	PA Invert	The Power Amplifier Invert bit is used to specify the polarity of the PACTL signal when the PaOe bit is set high. PA Output Enable and PA Invert cannot be simultaneously changed. 1 = PACTL active low 0 = PACTL active high
0	Reset	The Reset bit is used to generate a self clearing device reset. 1 = Device Reset. All registers are restored to their default values. 0 = No Device Reset.



Figure 7-24. Channel

Addr	: 0x21		REG_CH	IANNEL		Default: 0x00					
7	6	5	4	3	2	1	0				
A+N		Channel									

Bit Name Description

7

A+N The A+N bit is used to specify whether the Synthesizer frequency is generated through the use of the Channel register (Reg 0x21) or through the use of the Synthesizer A Counter register (Reg 0x01) and the Synthesizer N Counter register (Reg 0x02).
 1 = Synthesizer A Counter register (Reg 0x01) and the Synthesizer N Counter register (Reg 0x02) registers used to generate Synthesizer frequency.

0 = Channel register (Reg 0x21) is used to generate Synthesizer frequency.

When set to 1 the channel value is ignored and the values written in the Synthesizer A Counter register (Reg 0x01) and the Synthesizer N Counter register (Reg 0x02) are used. When set to 0 the values written to the Synthesizer A Counter register (Reg 0x02) are ignored and the channel value is used by the synthesizer. It is recommended that the Channel register (Reg 0x02) is used as opposed to the Synthesizer A Counter register (Reg 0x01) and the Synthesizer N Counter register (Reg 0x02) method.

6:0 Channel The Channel register (Reg 0x21) is used to determine the Synthesizer frequency when the A+N bit is set to 0. Use of other channels may be restricted by certain regulatory agencies. A value of 2 corresponds to a communication frequency of 2.402 GHz, while a value of 79 corresponds to a frequency of 2.479GHz. The channels are separated from each other by 1 MHz intervals.

Figure 7-25. Receive Signal Strength Indicator (RSSI)^[7]

Addr	: 0x22		REG_	RSSI		Default: 0x00					
7	6	5	4	3	2	1 0					
Rese	erved	Valid			RSSI						

Bit Name Description

7:6 Reserved These bits are reserved. This register is read-only.

- 5 Valid The Valid bit indicates whether the RSSI value in bits [4:0] are valid. This register is Read Only.
 - 1 = RSSI value is valid

0 = RSSI value is invalid

4:0 RSSI The Receive Strength Signal Indicator (RSSI) value indicates the strength of the received signal. This is a read only value with the higher values indicating stronger received signals meaning more reliable transmissions.

Figure 7-26. Power Control

Addr	: 0x23		REG	6_PA	Default: 0x00					
7	6	5	4	3	2	1	0			
		Reserved				PA Bias				

Bit Name Description

7:3 Reserved These bits are reserved and should be written with zeros.

2:0 PA Bias The Power Amplifier Bias (PA Bias) bits are used to set the transmit power of the IC through increasing (values up to 7) or decreasing (values down to 0) the gain of the on-chip Power Amplifier. The higher the register value the higher the transmit power. By changing the PA Bias value signal strength management functions can be accomplished. For general purpose communication a value of 7 is recommended.

Note:

7. The RSSI will collect a single value each time the part is put into receive mode via Control register (Reg 0x03, bit 7=1).



Figure 7-27. Crystal Adjust

Addr	: 0x24		REG_CRY		Default: 0x00				
7	6	5	4	3	2	1	0		
Reserved	Clock Output Disable			Crystal	Adjust				

Bit Name

7 Reserved

Description

This bit is reserved and should be written with zero.

6	Clock Output Disable	The Clock Output Disable bit disables the 13 MHz clock driven on the X13OUT pin. 1 = No 13 MHz clock driven externally. 0 = 13 MHz clock driven externally.
		If the 13 MHz clock is driven on the X130UT nin then receive sensitivity will be reduc

is driven on the X13OUT pin then receive sensitivity will be reduced by -4 dBm on channels 5+13n. By default the 13 MHz clock output pin is enabled. This pin is useful for adjusting the 13 MHz clock, but it interfere with every 13th channel beginning with 2.405GHz channel. Therefore, it is recommended that the 13 MHz clock output pin be disabled when not in use.

The Crystal Adjust value is used to calibrate the on-chip load capacitance supplied to the crystal. The Crystal Adjust 5:0 Crystal Adjust value will depend on the parameters of the crystal being used. Refer to the appropriate reference material for information about choosing the optimum Crystal Adjust value.

Figure 7-28. VCO Calibration

Addr	0x26		REG_V		Default: 0x00					
7	6	5	4	1	0					
VCO Slop	be Enable	Reserved								

Bit Name Description VCO Slope Enable The Voltage Controlled Oscillator (VCO) Slope Enable bits are used to specify the amount of variance automatically 7.6 added to the VCO. (Write-Only) 11 = -5/+5 VCO adjust. The application MCU must configure this option during initialization. 10 = -2/+3 VCO adjust. 01 = Reserved. 00 = No VCO adjust. These bits are undefined for read operations. 5:0 Reserved These bits are reserved and should be written with zeros.

Figure 7-29. AGC Control

Addr:	0x2E		REG_A		Default: 0x00					
7	6	5	4	2	1	0				
AGC Lock	Reserved									

Bit	Name	Description
7	AGC Lock	When set, this bit disables the on-chip LNA AGC system, powers down unused circuitry, and locks the LNA to maximum gain. The user must set Reg 20, bit 6=1 to enable writes to Reg 0x2E. It is recommended to set this bit during initialization to save power.
6.0	Decerved	These bits are reconned and should be written with zeros

6:0 Reserved These bits are reserved and should be written with zeros.

Figure 7-30. Carrier Detect

Addr:	0x2F		REG_CARRI	ER_DETECT		Default: 0x00					
7	6	5	4	3	2	1	0				
Carrier Detect Override				Reserved							

Description

7 Carrier Detect Override Reserved

Name

Bit

6:0

When set, this bit overrides carrier detect. The user must set Reg 20, bit 6=1 to enable writes to Reg 0x2F. These bits are reserved and should be written with zeros.



Figure 7-31. Clock Manual

Addr	: 0x32		REG_CLOC		Default: 0x00					
7	6	5	4	3	2	1 0				
Manual Clock Overrides										

Bit Name

7:0

Manual Clock Overrides

Description

This register must be written with 0x41 after reset for correct operation

Figure 7-32. Clock Enable

Addr	: 0x33		REG_CLOC		Default: 0x00							
7	6	5	4	3	2	1 0						
	Manual Clock Enables											

Bit Name Description

7:0 Manual Clock Enables This register must be written with 0x41 after reset for correct operation

Figure 7-33. Synthesizer Lock Count

Addr	: 0x38		REG_SYN_	LOCK_CNT		Default: 0x64					
7	6	5	4	3	2	1 0					
Count											

Bit Name Description

7:0 Count Determines the length of delay in 2µs increments for the synthesizer to lock when auto synthesizer is enabled via Control register (0x03, bit 1=0) and not using the PLL lock signal.

Figure 7-34. Manufacturing ID

			Ad	dr:	0x3	3C-3	BF									RE	G_N	٨ID														
3 1	3 0	2 9	•	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1 1	1 0	9	8	7	6	5	4	3	2	1	0
	Address 0x3F						Address 0x3E					Address 0x3D								Ad	ldres	s Ox	3C									

Bit Name Description

31:0 Address[31:0] These bits are the Manufacturing ID (MID) for each IC. The contents of these bits cannot be read unless the MID Read Enable bit (bit 5) is set in the Analog Control register (Reg 0x20). Enabling the Manufacturing ID register (Reg 0x3C-0x3F) consumes power. The MID Read Enable bit in the Analog Control register (Reg 0x20, bit 5) should only be set when reading the contents of the Manufacturing ID register (Reg 0x3C-0x3F). This register is read-only.




8.0 Pin Definitions

Table 8-1. Pin Description Table for the CYWUSB6932/CYWUSB6934


Pin SOIC	Pin QFN	Name	Туре	Default	Description
Analog RI				•	
3	46	RFIN	Input	Input	RF Input. Modulated RF signal received (CYWUSB6934 only).
6	5	RFOUT	Outpu t	N/A	RF Output . Modulated RF signal to be transmitted.
Crystal / F	ower Control				
26	38	X13	Input	N/A	Crystal Input. (refer to Section 4.6).
25	35	X13IN	Input	N/A	Crystal Input. (refer to Section 4.6).
19	26	X13OUT	Outpu t/Hi-Z	Output	System Clock. Buffered 13-MHz system clock.
23	33	PD	Input	N/A	Power Down . Asserting this input (low), will put the CYWUSB6932/CYWUSB6934 in the Suspend Mode (X13OUT is 0 when PD is Low).
10	14	RESET	Input	N/A	Active LOW Reset. Device reset.
24	34	PACTL	I/O	Input	PACTL. External Power Amplifier control. Pull-down or make output.
SERDES I	Bypass Mode	Communic	ations /	Interrupt	
13	20	DIO	I/O	Input	Data Input/Output. SERDES Bypass Mode Data Transmit/Receive.
12	19	DIOVAL	I/O	Input	Data I/O Valid. SERDES Bypass Mode Data Transmit/Receive Valid.
14	21	IRQ	Outpu t /Hi-Z	Output	IRQ. Interrupt and SERDES Bypass Mode DIOCLK.
SPI Comn	nunications				
16	23	MOSI	Input	N/A	Master-Output-Slave-Input Data. SPI data input pin.
17	24	MISO	Outpu t/Hi-Z	Hi-Z	Master-Input-Slave-Output Data. SPI data output pin.
18	25	SCK	Input	N/A	SPI Input Clock. SPI clock.
15	22	SS	Input	N/A	Slave Select Enable. SPI enable.
Power and	d Ground				
1, 2, 7, 8, 11, 20, 21, 22, 27, 28	6, 9, 16, 28, 29, 32, 41, 42, 44, 45	VCC	VCC	Н	$V_{CC} = 2.7V$ to 3.6V.
9	13	GND	GND	L	Ground = 0V.
4, 5	1, 2, 3, 4, 7, 8, 10, 11, 12, 15, 17, 18, 27, 30, 31, 36, 37, 39, 40, 43, 47, 48	NC	N/A	N/A	Tie to Ground.
Expos	ed paddle	GND	GND	L	Must be tied to Ground.



SOIC^{**} Top View







* E-PAD BOTTOM SIDE

Figure 8-2. CYWUSB6934, 48 QFN - Top View



9.0 **Absolute Maximum Ratings**

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	
Supply Voltage on V _{CC} relative to VSS	–0.3V to +3.9V
DC Voltage to Logic Inputs ^[8]	
DC Voltage applied to Outputs in High-Z State	0.3V to V _{CC} +0.3V
Static Discharge Voltage (Digital) ^[9]	
Static Discharge Voltage (RF) ^[9]	500V
Latch-up Current	+200 mA, –200 mA

10.0 **Operating Conditions**

V _{CC} (Supply Voltage)	
T _A (Ambient Temperature Under Bias)	0°C to +70°C
Ground Voltage	0V
F _{OSC} (Oscillator or Crystal Frequency)	

Notes:

It is permissible to connect voltages above Vcc to inputs through a series resistor limiting input current to 1 mA. This can't be done during power down mode. AC timing not guaranteed. Human Body Model (HBM). 8.

9.

11.0 DC Characteristics (over the operating range)

Table 11-1. DC Parameters

Parameter	Description	Conditions	Min.	Typ. ^[11]	Max.	Unit
V _{CC}	Supply Voltage		2.7	3.0	3.6	V
V _{OH1}	Output High Voltage condition 1	At $I_{OH} = -100.0\mu A$	V _{CC} -0.1	V _{CC}		V
V _{OH2}	Output High Voltage condition 2	At $I_{OH} = -2.0 \text{ mA}$	2.4	3.0		V
V _{OL}	Output Low Voltage	At I _{OL} = 2.0 mA		0.0	0.4	V
V _{IH}	Input High Voltage		2.0		V _{CC} ^{[10}	V
V _{IL}	Input Low Voltage		-0.3		0.8	V
IIL	Input Leakage Current	$0 < V_{IN} < V_{CC}$	-1	0.26	+1	μA
C _{IN}	Pin Input Capacitance (except X13, X13IN, RFIN)			3.5	10	pF
I _{Sleep}	Current consumption during power-down mode	$\overline{PD} = LOW$		0.24	10	μA
IDLE I _{CC}	Current consumption without synthesizer	PD = HIGH		3		mA
STARTUP I _{CC}	ICC from PD high to oscillator stable.			1.8		mA
TX AVG I _{CC1}	Average transmitter current consumption ^[12]	no handshake		5.9		mA
TX AVG I _{CC2}	Average transmitter current consumption ^[13]	with handshaking		8.1		mA
RX I _{CC (PEAK)}	Current consumption during receive			57.7		mA
TX I _{CC (PEAK)}	Current consumption during transmit			69.1		mA
SYNTH SETTLE	Current consumption with Synthesizer on, No Transmit or Receive			28.7		mA

Notes:

It is permissible to connect voltages above Vcc to inputs through a series resistor limiting input current to 1 mA.
 Typ. values measured with Vcc = 3.0V @ 25°C
 Average Icc when transmitting a 5-byte packet (3 data bytes + 2 bytes of protocol) every 10ms using the WirelessUSB LS 1-way protocol.
 Average Icc when transmitting a 5-byte packet (3 data bytes + 2 bytes of protocol) every 10ms using the WirelessUSB LS 2-way protocol.



AC Characteristics^[14] 12.0

Table 12-1. SPI Interface^[16]

Parameter	Description	Min.	Тур.	Max.	Unit
t _{SCK_CYC}	SPI Clock Period	476			ns
t _{SCK_HI} BURST READ)	SPI Clock High Time	238			ns
t _{SCK_HI}	SPI Clock High Time	158			ns
t _{SCK_LO}	SPI Clock Low Time	158			ns
t _{DAT_SU}	SPI Input Data Set-up Time	10			ns
t _{DAT_HLD}	SPI Input Data Hold Time	97 ^[16]			ns
t _{DAT_VAL}	SPI Output Data Valid Time	77 ^[16]		174 ^[16]	ns
t _{SS_SU}	SPI Slave Select Set-up Time before first positive edge of SCK ^[17]	250			ns
t _{SS_HLD}	SPI Slave Select Hold Time after last negative edge of SCK	80			ns




Figure 12-1. SPI Timing Diagram




Figure 12-2. SPI Burst Read Every 9th SCK HI Stretch Timing Diagram

Notes:

- AC values are not guaranteed if voltages on any pin exceed Vcc.
 This stretch only applies to every 9th SCK HI pulse for SPI Burst Reads only.
 For F_{OSC} = 13 MHz ±50ppm, 3.3v @ 25°C.
- 17. SCK must start low, otherwise the success of SPI transactions are not guaranteed.



Table 12-2. DIO Interface

Parameter	Description				
Transmit		Min.	Тур.	Max.	Unit
t _{TX_DIOVAL_SU}	DIOVAL Set-up Time	2.1			μs
t _{TX_DIO_SU}	DIO Set-up Time	2.1			μs
t _{TX_DIOVAL_HLD}	DIOVAL Hold Time	0			μs
t _{TX_DIO_HLD}	DIO Hold Time	0			μs
t _{TX_IRQ_HI}	Minimum IRQ High Time - 32 chips/bit DDR		8		μs
	Minimum IRQ High Time - 32 chips/bit		16		μs
	Minimum IRQ High Time - 64 chips/bit		32		μs
t _{TX_IRQ_LO}	Minimum IRQ Low Time - 32 chips/bit DDR		8		μs
	Minimum IRQ Low Time - 32 chips/bit		16		μs
	Minimum IRQ Low Time - 64 chips/bit		32		μs
Receive		Min.	Тур.	Max.	Unit
t _{RX_DIOVAL_VLD}	DIOVAL Valid Time - 32 chips/bit DDR	-0.01		6.1	μs
	DIOVAL Valid Time - 32 chips/bit	-0.01		8.2	μs
	DIOVAL Valid Time - 64 chips/bit	-0.01		16.1	μs
t _{RX_DIO_VLD}	DIO Valid Time - 32 chips/bit DDR	-0.01		6.1	μs
KX_DIO_VED	DIO Valid Time - 32 chips/bit	-0.01		8.2	μs
	DIO Valid Time - 64 chips/bit	-0.01		16.1	μs
t _{RX_IRQ_HI}	Minimum IRQ High Time - 32 chips/bit DDR		1		μs
	Minimum IRQ High Time - 32 chips/bit		1		μs
	Minimum IRQ High Time - 64 chips/bit		1		μs
t _{RX_IRQ_LO}	Minimum IRQ Low Time - 32 chips/bit DDR		8		μs
	Minimum IRQ Low Time - 32 chips/bit		16		μs
	Minimum IRQ Low Time - 64 chips/bit		32		μs




Figure 12-3. DIO Receive Timing Diagram




Figure 12-4. DIO Transmit Timing Diagram



12.1 **Radio Parameters**

Table 12-3. Radio Parameters

Parameter Description	Conditions	Min.	Тур.	Max.	Unit
RF Frequency Range	[19]	2.400		2.483	GHz
Radio Receiver (T = 25°C, V_{CC} = 3.3V, fosc = 13.000 MHz, X	13OUT off, 64 chips/bit, Threshold Low = 8, Thres	shold Higl	n = 56, BER	<u><</u> 10 ^{−3})	
Sensitivity			-90		dBm
Maximum Received Signal		-20	-10		dBm
RSSI value for PWR _{in} > -40 dBm			28 - 31		
RSSI value for PWR _{in} < -95 dBm			0 -10		
Interference Performance		1			
Co-channel Interference rejection Carrier-to-Interference (C/I)	C = -60 dBm		11		dB
Adjacent (1 MHz) channel selectivity C/I 1 MHz	C = -60 dBm		3		dB
Adjacent (2 MHz) channel selectivity C/I 2 MHz	C = -60 dBm		-30		dB
Adjacent (\geq 3 MHz) channel selectivity C/I \geq 3 MHz	C = -67 dBm		-40		dB
Image ^[21] Frequency Interference, C/I Image	C = -67 dBm		-20		dB
Adjacent (1 MHz) interference to in-band image frequency, C/I image ±1 MHz	C = -67 dBm		-25		dB
Out-of-Band Blocking Interference Signal Freque	ncy	1			
30 MHz - 2399 MHz, except (FO/N & FO/N±1 MHz) ^{[18}	C = -67 dBm		-30		dBm
2498 MHz – 12.75 GHz, except (FO*N & FO*N±1 MHz) ^[18]	C = -67 dBm		-20		dBm
Intermodulation	C = -64 dBm, Δf = 5,10 MHz		-39		dBm
Spurious Emission					
30 MHz – 1 GHz				-57	dBm
1 GHz – 12.75 GHz except (4.8 GHz - 5.0 GHz)				-47	dBm
4.8 GHz – 5.0 GHz				-37 ^[20]	dBm
Radio Transmitter (T = 25°C, V _{CC} = 3.3V, fosc = 13.000 MHz	z)	1			
Maximum RF Transmit Power	PA = 7		0		dBm
RF Power Control Range			30		dB
RF Power Range Control Step Size	seven steps, monotonic		4.3		dB
Frequency Deviation	PN Code Pattern 10101010		270		kHz
Frequency Deviation	PN Code Pattern 11110000		320		kHz
Zero Crossing Error			±125		ns
Occupied Bandwidth	100-kHz resolution bandwidth, -6 dBc	500			kHz
Initial Frequency Offset			±75		kHz
In-band Spurious					
Second Channel Power (±2 MHz)				-30	dBm
≥ Third Channel Power (≥3 MHz)				-40	dBm
Non-Harmonically Related Spurs					1
30 MHz – 12.75 GHz				-57	dBm
Harmonic Spurs					1
Second Harmonic		1		-20	dBm
Third Harmonic				-30	dBm
Fourth and Greater Harmonics		1	1	-47	dBm

FO = Tuned Frequency, N = Integer.
 Subject to regulation.
 Antenna matching network and antenna will attenuate the output signal at these frequencies to meet regulatory requirements.
 Image frequency is +4 MHz from desired channel (2 MHz low IF, high side injection).



12.2 **Power Management Timing**

Table 12-4. Power Management Timing (The values below are dependent upon oscillator network component selection)	Table 12-4	. Power Management Tir	ming (The values below are de	pendent upon oscillator network com	ponent selection)
--	------------	------------------------	-------------------------------	-------------------------------------	-------------------

Parameter	Description	Conditions	Min.	Тур	Max.	Unit
t _{PDN_X13}	Time from PD deassert to X13OUT			2000		μs
t _{SPI_RDY}	Time from oscillator stable to start of SPI transactions		1			μs
t _{PWR_RST}	Power On to RESET deasserted	V _{cc} @ 2.7V	1300			μs
t _{RST}	Minimum RESET asserted pulse width		1			μs
t _{PWR_PD}	Power On to PD deasserted ^[22]		1300			μs
t _{WAKE}	PD deassert to clocks running ^[23]			2000		μs
t _{PD}	Minimum PD asserted pulse width		10			μs
t _{SLEEP}	PD assert to low power mode			50		ns
t _{WAKE_INT}	PD deassert to IRQ ^[24] assert (wake interrupt) ^[25]			2000		μs
t _{STABLE}	PD deassert to clock stable	to within ±10 ppm		2100		μs




Figure 12-5. Power On Reset/Reset Timing




Figure 12-6. Sleep / Wake Timing

Notes:

- The $\overline{\text{PD}}$ pin must be asserted at power up to ensure proper crystal startup. When X13OUT is enabled. 22. 23.
- 24.
- When X13OUT is enabled. Both the polarity and the drive method of the IRQ pin are programmable. See page 10 for more details. Figure 12-6 illustrates default values for the Configuration register (Reg 0x05, bits 1:0). A wakeup event is triggered when the PD pin is deasserted. Figure 12-6 illustrates a wakeup event configured to trigger an IRQ pin event via the Wake Enable register (Reg 0x1C, bit 0=1). 25.



12.3 AC Test Loads and Waveforms for Digital Pins




Figure 12-7. AC Test Loads and Waveforms for Digital Pins

13.0 Ordering Information


Table 13-1. Ordering Information

Part Number	Radio	Package Name	Package Type	Operating Range
CYWUSB6932-28SEC	Transmitter	28 SOIC	28-Lead Molded SOIC Exposed Paddle	Commercial
CYWUSB6934-28SEC	Transceiver	28 SOIC	28-Lead Molded SOIC Exposed Paddle	Commercial
CYWUSB6934-48LFC	Transceiver	48 QFN	48 Quad Flat Package No Leads	Commercial



14.0 Package Description


The CYWUSB6932/CYWUSB6934 ICs come in a 28-pin exposed paddle SOIC package.




51-85184-*A

Figure 14-1. 28-pin (300-Mil) SOIC EPAD SE28.3 SOIC

The recommend dimension of the PCB pad size for the E-PAD underneath the SOIC is 190 mils x 225 mils (width x length).







The recommended dimension of the PCB pad size for the E-PAD underneath the QFN is 209 mils \times 209 mils (width x length).

This document is subject to change, and may be found to contain errors of omission or changes in parameters. For feedback or technical support regarding Cypress WirelessUSB products please contact Cypress at www.cypress.com. WirelessUSB and enCoRe are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

Document 38-16007 Rev. *F

© Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress



Document History Page

Document Title: CYWUSB6932/CYWUSB6934 WirelessUSB™ LS 2.4 GHz DSSS Radio SoC Document Number: 38-16007					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	123907	01/20/03	LXA	New Data Sheet	
*A	125470	04/28/03	XGR	Preliminary Release	
*В	127076	07/30/03	KKU	Updated pins outs, timing diagrams, AC Test loads, DC Characteristics, Radio Characteristics Removed die	
*C	128886	08/04/03	KKV	Minor change: removed table of contents and fixed layout of section 10.	
*D	129180	12/04/03	TGE	Updated AC and DC characteristics from char. results Updated register entries Changed package type from 56-pin QFN to 48-pin QFN Updated all pinouts and timing diagrams Updated block diagram and functional description Updated application interfaces Added Interrupt descriptions	
*E	131851	12/15/03	TGE	Changed Static Discharge Voltage (Digital) Specification of Section 9.0	
*F	241471	See ECN	ZTK	Removed Static Discharge Voltage (Digital) Specification of Section 9.0 Footnote Updated REG_DATA_RATE (0x04), 111 - Not Valid Swapped bit field descriptions of REG_CONFIG Corrected Figures 3-1 and 6-2. Minor edits throughout	