

SBAS367B-JUNE 2007-REVISED MAY 2008

Quad/Octal, Simultaneous Sampling, 24-Bit Analog-to-Digital Converters

FEATURES

- Simultaneously Measure Four/Eight Channels
- Up to 128kSPS Data Rate
- **AC Performance:** 62kHz Bandwidth 111dB SNR (High-Resolution Mode) -108dB THD

UMENTS

- DC Accuracy: 0.8μV/°C Offset Drift 1.3ppm/°C Gain Drift
- **Selectable Operating Modes:** High-Speed: 128kSPS, 106dB SNR High-Resolution: 52kSPS, 111dB SNR Low-Power: 52kSPS, 31mW/ch Low-Speed: 10kSPS, 7mW/ch
- **Linear Phase Digital Filter**
- SPI™ or Frame-Sync Serial Interface
- **Low Sampling Aperture Error**
- **Modulator Output Option (digital filter bypass)**
- **Analog Supply: 5V Digital Core: 1.8V**
- I/O Supply: 1.8V to 3.3V

APPLICATIONS

- **Vibration/Modal Analysis**
- **Multi-Channel Data Acquisition**
- **Acoustics/Dynamic Strain Gauges**
- **Pressure Sensors**

VREFP VREFN AVDD DVDD IOVDD DRDY/FSYNC and SCLK ΔΣ Four Innut2 Frame-DOUT[4:1] Digital Sync DIN Interfac TEST[1:0] FORMAT[2:0] CLK Control SYNC Logic PWDN[4:1] CLKDIV MODE[1:0] AGND DGND ADS1274


DESCRIPTION

Based on the single-channel ADS1271, the ADS1274 (quad) and ADS1278 (octal) are 24-bit, delta-sigma $(\Delta\Sigma)$ analog-to-digital converters (ADCs) with data rates up to 128k samples per second (SPS), allowing simultaneous sampling of four or eight channels. The devices are offered in identical packages, permitting drop-in expandability.

Traditionally, industrial delta-sigma ADCs offering good drift performance use digital filters with large passband droop. As a result, they have limited signal bandwidth and are mostly suited for measurements. High-resolution ADCs in audio applications offer larger usable bandwidths, but the offset and drift specifications are significantly weaker than respective industrial counterparts. The ADS1274 and ADS1278 combine these types of converters, allowing high-precision industrial measurement with excellent dc and ac specifications.

high-order, chopper-stabilized achieves very low drift with low in-band noise. The onboard decimation filter suppresses modulator and signal out-of-band noise. These ADCs provide a usable signal bandwidth up to 90% of the Nyquist rate with less than 0.005dB of ripple.

Four operating modes allow for optimization of speed, resolution, and power. All operations are controlled directly by pins; there are no registers to program. The devices are fully specified over the extended industrial range (-40°C to +105°C) and are available in an HTQFP-64 PowerPAD™ package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments, Inc.

SPI is a trademark of Motorola, Inc.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range unless otherwise noted (1)

		ADS1274, ADS1278	UNIT
AVDD to AGND		-0.3 to +6.0	V
DVDD, IOVDD to DGND		-0.3 to +3.6	V
AGND to DGND		-0.3 to +0.3	V
lanut ourrant	Momentary	100	mA
Input current	Continuous	10	mA
Analog input to AGND		-0.3 to AVDD + 0.3	V
Digital input or output to DGND		-0.3 to DVDD + 0.3	V
Maximum junction temperature		+150	°C
Operating temperature range	ADS1274	-40 to +125	°C
Operating temperature range	ADS1278	-40 to +105	°C
Storage temperature range		-60 to +150	°C

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.



ELECTRICAL CHARACTERISTICS

All specifications at $T_A = -40^{\circ}\text{C}$ to +105°C, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V, $f_{CLK} = 27\text{MHz}$, VREFP = 2.5V, VREFN = 0V, and all channels active, unless otherwise noted.

			ADS1274, ADS1278		8	
PARAMETER		TEST CONDITIONS	MIN	TYP MAX		UNIT
Analog Inputs					<u>'</u>	
Full-scale input voltage (FSR ⁽¹⁾)		$V_{IN} = (AINP - AINN)$		$\pm V_{REF}$		V
Absolute input voltage		AINP or AINN to AGND	AGND - 0.1		AVDD + 0.1	V
Common-mode input voltage (V _{CM})	V _{CM} = (AINP + AINN)/2		2.5		V
	High-Speed mode			14		kΩ
Di#	High-Resolution mode			14		kΩ
Differential input impedance	Low-Power mode			28		kΩ
	Low-Speed mode			140		kΩ
DC Performance	·					
Resolution		No missing codes	24			Bits
	High-Speed mode	f _{CLK} = 32.768MHz ⁽²⁾		128,000		SPS
		f _{CLK} = 27MHz		105,469		SPS ⁽³⁾
Data rate (f _{DATA})	High-Resolution mode			52,734		SPS
	Low-Power mode			52,734		SPS
	Low-Speed mode			10,547		SPS
ntegral nonlinearity (INL)(4)		Differential input, V _{CM} = 2.5V		±0.0003	±0.0012	% FSR ⁽¹
Offset error				0.25	2	mV
Offset drift				0.8		μV/°C
Gain error				0.1	0.5	% FSR
Gain drift				1.3		ppm/°C
	High-Speed mode	Shorted input		8.5	16	μV, rms
Maina	High-Resolution mode	Shorted input		5.5	12	μV, rms
Noise	Low-Power mode	Shorted input		8.5	16	μV, rms
	Low-Speed mode	Shorted input		8.0	16	μV, rms
Common-mode rejection		f _{CM} = 60Hz	90	108		dB
	AVDD			80		dB
Power-supply rejection	DVDD	f _{PS} = 60Hz		85		dB
	IOVDD			105		dB
V _{COM} output voltage		No load		AVDD/2		V

FSR = full-scale range = $2V_{REF}$. f_{CLK} = 32.768MHz max for High-Speed mode, and 27MHz max for all other modes. When f_{CLK} > 27MHz, operation is limited to Frame-Sync mode and V_{REF} ≤ 2.6V. SPS = samples per second.

Best fit method.



All specifications at $T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V, $f_{CLK} = 27\text{MHz}$, VREFP = 2.5V, VREFN = 0V, and all channels active, unless otherwise noted.

			AD	S1274, ADS12	78	
PARAM	PARAMETER		MIN	TYP	MAX	UNIT
AC Performance						
Crosstalk		f = 1kHz, -0.5dBFS ⁽⁵⁾		-107		dB
	High-Speed mode		101	106		dB
(0)	High Decelution made	V _{REF} = 2.5V	103	110		dB
Signal-to-noise ratio (SNR) ⁽⁶⁾ (unweighted)	High-Resolution mode	V _{REF} = 3V		111		dB
(unweighted)	Low-Power mode		101	106		dB
	Low-Speed mode		101	107		dB
Total harmonic distortion (THD)	(7)	V _{IN} = 1kHz, -0.5dBFS		-108	-96	dB
Spurious-free dynamic range				109		dB
Passband ripple					±0.005	dB
Passband				0.453 f _{DATA}		Hz
–3dB Bandwidth				0.49 f _{DATA}		Hz
Otan hand attancetion	High-Resolution mode		95			dB
Stop band attenuation	All other modes		100			
0	High-Resolution mode		0.547 f _{DATA}		127.453 f _{DATA}	Hz
Stop band	All other modes		0.547 f _{DATA}		63.453 f _{DATA}	Hz
0	High-Resolution mode			39/f _{DATA}		S
Group delay	All other modes			38/f _{DATA}		s
0 (1) (1 (1)	High-Resolution mode	Complete settling		78/f _{DATA}		S
Settling time (latency)	All other modes	Complete settling		76/f _{DATA}		S
Voltage Reference Inputs		1				
Reference input voltage (V _{REF})		f _{CLK} = 27MHz	0.5	2.5	3.1	V
(V _{REF} = VREFP – VREFN)		f _{CLK} = 32.768MHz ⁽⁸⁾	0.5	2.5	2.6	V
Negative reference input (VREF	FN)		AGND - 0.1		AGND + 0.1	V
Positive reference input (VREF	P)		VREFN + 0.5		AVDD + 0.1	V
	High-Speed mode			1.3		kΩ
ADS1274	High-Resolution mode			1.3		kΩ
Reference Input impedance	Low-Power mode			2.6		kΩ
	Low-Speed mode			13		kΩ
	High-Speed mode			0.65		kΩ
ADS1278	High-Resolution mode			0.65		kΩ
Reference Input impedance	Low-Power mode			1.3		kΩ
	Low-Speed mode			6.5		kΩ
Digital Input/Output (IOVDD =	: 1.8V to 3.6V)				<u> </u>	
V _{IH}			0.7 IOVDD		IOVDD	V
V_{IL}			DGND		0.3 IOVDD	V
V_{OH}		I _{OH} = 4mA	0.8 IOVDD		IOVDD	V
V _{OL}		I _{OL} = 4mA	DGND		0.2 IOVDD	V
Input leakage		0 < V _{IN DIGITAL} < IOVDD			±10	μΑ
Master electrate (f)		High-Speed mode ⁽⁸⁾	0.1		32.768	MHz
Master clock rate (f _{CLK})		Other modes	0.1		27	MHz

⁽⁵⁾ Worst-case channel crosstalk between one or more channels.

Minimum SNR is ensured by the limit of the DC noise specification.

THD includes the first nine harmonics of the input signal; Low-Speed mode includes the first five harmonics. $f_{CLK} = 32.768MHz$ max for High-Speed mode, and 27MHz max for all other modes. When $f_{CLK} > 27MHz$, operation is limited to (8) Frame-Sync mode and $V_{REF} \le 2.6V$.




All specifications at $T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V, $f_{CLK} = 27\text{MHz}$, VREFP = 2.5V, VREFN = 0V, and all channels active, unless otherwise noted.

			ADS12	274, ADS1278		UNIT
PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	
Power Supply	·		<u>.</u>			
AVDD			4.75	5	5.25	V
DVDD			1.65	1.8	1.95	V
IOVDD			1.65		3.6	V
	AVDD			1	10	μΑ
Power-down current	DVDD			1	15	μΑ
	IOVDD			1	10	μΑ
ADS1274						
	High-Speed mode			50	75	mA
ADS1274	High-Resolution mode			50	75	mA
AVDD current	Low-Power mode			23	35	mA
	Low-Speed mode			5	9	mA
	High-Speed mode			18	24	mA
ADS1274	High-Resolution mode			12	17	mA
DVDD current	Low-Power mode			10	15	mA
	Low-Speed mode			2.5	4.5	mA
	High-Speed mode			0.15	0.5	mA
ADS1274	High-Resolution mode			0.075	0.3	mA
IOVDD current	Low-Power mode			0.075	0.3	mA
	Low-Speed mode			0.02	0.15	mA
	High-Speed mode			285	420	mW
ADS1274	High-Resolution mode			275	410	mW
Power dissipation	Low-Power mode			135	210	mW
	Low-Speed mode			30	55	mW
ADS1278						
	High-Speed mode			97	145	mA
ADS1278	High-Resolution mode			97	145	mA
AVDD current	Low-Power mode			44	64	mA
	Low-Speed mode			9	14	mA
	High-Speed mode			23	30	mA
ADS1278	High-Resolution mode			16	20	mA
DVDD current	Low-Power mode			12	17	mA
	Low-Speed mode			2.5	4.5	mA
	High-Speed mode			0.25	1	mA
ADS1278	High-Resolution mode			0.125	0.5	mA
IOVDD current	Low-Power mode			0.125	0.5	mA
	Low-Speed mode			0.035	0.2	mA
	High-Speed mode			530	785	mW
ADS1278	High-Resolution mode			515	765	mW
Power dissipation	Low-Power mode			245	355	mW
	Low-Speed mode			50	80	mW



ADS1274/ADS1278 PIN ASSIGNMENTS

PAP PACKAGE HTQFP-64 (TOP VIEW)



ADS1274/ADS1278 PIN DESCRIPTIONS

	PIN					
NAME	NO.	FUNCTION	DESCRIPTION			
AGND	6, 43, 54, 58, 59	Analog ground	Analog ground; connect to DGND using a single plane.			
AINP1	3	Analog input				
AINP2	1	Analog input				
AINP3	63	Analog input	ADS1278: AINP[8:1] Positive analog input, channels 8 through 1.			
AINP4	61	Analog input				
AINP5	51	Analog input	ADS1274: AINP[8:5] Connected to internal ESD rails. The inputs may float.			
AINP6	49	Analog input	AINP[4:1] Positive analog input, channels 4 through 1.			
AINP7	47	Analog input				
AINP8	45	Analog input				




ADS1274/ADS1278 PIN DESCRIPTIONS (continued)

NAME NO. FUNCTION AINN1 4 Analog input AINN2 2 Analog input AINN3 64 Analog input AINN8 62 Analog input AINN8 55 Analog input AINN8 50 Analog input AINN8 50 Analog input AINN8 50 Analog input AINN8 46 Analog input AINN8 47 Analog input AINN8 46 Analog input AINN8 46 Analog input AINN8 47 Analog input AINN8 46 Analog input AINN8 47 Analog input AINN8 48 Analog input AINN8 47 Analog input AINN8 47 Analog input AINN8		DIN		Pro Fire Desortin Flores (continued)		
AINN1 4 Analog input AINN2 2 Analog input AINN3 54 Analog input AINN5 52 Analog input AINN6 50 Analog input AINN6 50 Analog input AINN8 48 Analog input AINN8 49 Analog input AINN8 49 Analog input AINN8 40 Analog input AI		1	FUNCTION	DESCRIPTION		
AINN2 2 Analog input AINN3 64 Analog input AINN6 62 Analog input AINN6 52 Analog input AINN6 52 Analog input AINN6 50 Analog input AINN7 48 Analog input AINN8 46 Analog input AVDD 5, 44, 53, 60 Analog power supply VCOM 55 Analog output VREFP 57 Analog output VREFP 57 Analog input AVDD 1, 2, 2, 24, 25 Digital input CLK 27 Digital input CLK 27 Digital input DOUT1 10 Digital ground DIN 12 Digital input DOUT2 19 Digital input DOUT3 19 Digital output DOUT3 19 Digital output DOUT4 17 Digital output DOUT5 16 Digital output DOUT6 15 Digital output DOUT6 15 Digital output DOUT6 15 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT6 15 Digital output DOUT6 15 Digital output DOUT7 14 Digital input DOUT6 15 Digital output DOUT7 14 Digital input DOUT6 15 Digital output DOUT6 15 Digital output DOUT6 15 Digital output DOUT6 15 Digital output DOUT6 13 Digital output DOUT6 13 Digital input DOUT7 14 Digital input DOUT6 15 Digital output DOUT7 14 Digital input DOUT6 15 Digital output DOUT7 14 Digital input DOUT6 15 Digital output DOUT6 15 Digital output DOUT7 14 Digital input DOUT6 15 Digital input DOUT6 15 Digital output DOUT7 14 Digital input DOUT6 15 Digital input DOUT6 15 Digital input DOUT7 14 Digital input DOUT8 13 Digital input DOUT9 22 23 Digital input DOUT9 24 Digital input DOUT9 25 Digital input DOUT9 26 Digital input DOUT9 27 Digital input DOUT9 28 Digital input DOUT9 29 Digital input DOUT9 29 Digital input DOUT9 20		_		DESCRIPTION		
AINN3 64 Analog input Analog input AINN3 62 Analog input Analog input AINN6 62 Analog input AINN6 55 Analog input AINN6 50 Analog input AINN6 50 Analog input AINN7 48 Analog input AINN6 50 Analog input AINN7 48 Analog input AINN6 46 Analog input AVDD 5, 44, 53, 60 Analog power supply (4.75V to 5.25V). VCOM 55 Analog input VCOM 55 Analog own supply Analog power supply (4.75V to 5.25V). VCOM 55 Analog input ANDD/2 Unbuffered voltage output. VREFN 57 Analog input Negative reference input. VREFP 56 Analog input OLIK 10 Digital input OLIK 10 Digital input Digital input Digital input Digital output DOUT1 12 Digital output DOUT2 19 Digital output DOUT3 18 Digital output DOUT3 18 Digital output DOUT3 16 Digital output DOUT6 15 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT7 14 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DOUT8 14 Digital output DOUT9 14 Digital output DOUT9 14 Digital output DOUT9 15 DOUT6 15 Digital output DOUT8 16 Digital output DOUT9 17 DOUT8 17 Digital output DOUT9 18 Digital output DOUT9 19			0 1			
AINN4 62 Analog input AINN5 52 Analog input AINN7 48 Analog input AINN7 48 Analog input AINN8 46 Analog input AINN8 46 Analog input AVDD 5.44. 53. 60 Analog prover supply VCOM 55 Analog input VREFP 57 Analog input CLK 27 Digital input DOUT 10 Digital ground Digital ground Digital ground Dover supply DOUT 20 Digital output DOUT 10 Digital output DOUT 10 Digital output DOUT 11 Digital output DOUT 12 Digital output DOUT 15 Digital output DOUT 16 Digital output DOUT 17 Digital output DOUT 17 Digital output DOUT 18 Digital output DOUT 19 Digital output DOUT 10 Digital output DOUT 11				ADS4279. AININIG-41 No getive analog input, abannale 9 through 4		
ANNS 52 Analog input AINN6 50 Analog input AINN8 50 Analog input AINN8 46 Analog input AINN8 46 Analog input AVDD 5, 44, 53, 60 Analog ower supply Analog input VREFN 57 Analog ower supply VREFN 57 Analog input VREFP 56 Analog input VREFP 56 Analog input VREFP 57 Analog input VREFP 57 Analog input VREFP 58 Analog input VREFP 59 Analog input VREFP 59 Analog input VREFP 59 Analog input VREFP 59 Analog input VREFP 50 A	-			ADS1276: Aliningo. IJ negative analog input, channels o through 1.		
AINN6 50 Analog input AINN7 48 Analog input AINN8 46 Analog input AINN8 46 Analog input AVDD 5, 44, 53, 60 Analog power supply VCOM 55 Analog oputer VREFN 57 Analog oputer VREFP 56 Analog input CLK 27 Digital input CLKDIV 10 Digital input DGND 7, 21, 24, 25 Digital input DGND 1 20 Digital input DOUT1 20 Digital input DOUT2 19 Digital output DOUT2 19 Digital output DOUT3 18 Digital output DOUT4 17 Digital output DOUT5 16 Digital output DOUT5 16 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DOUT9 19 Digital output DOUT0 19 Digital output DOUT0 19 Digital output DOUT1 17 Digital output DOUT5 16 Digital output DOUT5 16 Digital output DOUT6 15 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT8 13 Digital input DOUT6 15 Digital output DOUT6 15 Digital output DOUT7 14 Digital input DOUT6 15 Digital output DOUT7 14 Digital input DOUT8 13 Digital input DOUT9 20 Digital input DOUT9 20 Digital input DOUT9 14 Digital input DOUT9 15 Digital output DOUT9 16 Digital output DOUT9 17 Digital input DOUT9 18 Digital input DOUT9 19 Digital input DOUT9 19 Digital input DOUT9 10 Digital input DOUT9 10 Digital input DOUT9 10 Digital input DOUT9 11 Digital input DOUT9 11 Digital input DOUT9 11 Digital input DOUT9 12 Digital input DOUT9 13 Digital input DOUT9 14 Digital input DOUT9 15 Digital input DOUT9 16 Digital input DOUT9 17 Digital input DOUT9 18 Digital input DOUT9 18 Digital input DOUT9 19 Digital input DOUT9 20 Digital inp			0 1	ADS4274. AININIO SI Connected to internal ESD vails. The inpute may fleet		
AINN7 48 Analog input AINN8 46 Analog input AINN8 46 Analog input AVDD 5, 44, 53, 60 Analog output VCOM 55 Analog output VREFN 57 Analog input VREFP 56 Analog input CLK 27 Digital input CLK 27 Digital input Digital input DIGIN 12 Digital input DOUT1 20 Digital output DOUT2 19 Digital output DOUT3 18 Digital output DOUT3 18 Digital output DOUT4 17 Digital output DOUT5 16 Digital output DOUT6 15 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DOUT8 13 Digital output DOUT9 14 Digital output DOUT9 14 Digital output DOUT9 15 Digital input DOUT9 16 Digital output DOUT9 17 Digital output DOUT9 18 Digital output DOUT9 19 Digital output DOUT9 19 Digital output DOUT6 15 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DOUT8 13 Digital output DOUT8 13 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DOUT8 13 Digital output DOUT9 14 Digital input DOUT9 22 Digital input DOUT9 24 Digital input DOUT9 34 Digital input DOUT9 35 Digital input DOUT9 36 Digital input DOUT9 37 Digital input DOUT9 38 Digital input DOUT9 39 Digital input DOUT9 30 Digital inp						
ANN8 46 Analog input AVDD 5, 44, 53, 60 Analog power supply VCOM 55 Analog output VREFN 57 Analog input VREFP 56 Analog input VREFP 56 Analog input CLK 27 Digital input DGND 7, 21, 24, 25 Digital input DGND 7, 21, 24, 25 Digital input DOUT1 20 Digital output DOUT2 19 Digital output DOUT3 18 Digital output DOUT3 18 Digital output DOUT4 17 Digital output DOUT5 16 Digital output DOUT6 15 Digital output DOUT6 15 Digital input DOUT7 14 Digital output DOUT8 13 Digital output DOUT9 29 Digital output DOUT9 19 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT8 13 Digital input DOUT9 13 Digital input DOUT9 14 Digital input DOUT9 14 Digital input DOUT9 15 Digital input DOUT9 15 Digital input DOUT9 16 Digital input DOUT9 17 Digital input DOUT9 18 Digital input DOUT9 18 Digital input DOUT9 19 Digital input DOUT9 10 Digital	-		0 1			
AVDD 5, 44, 53, 60 Analog power supply VCOM 55 Analog output VREFN 57 Analog input VREFP 56 Analog input VREFP 57 Analog input VREFP 56 Analog input VREFP 56 Analog input VREFP 56 Analog input VREFP	-		0 1			
VCOM 55				Angles never eventy (4.75)/ to 5.25\/\		
VREFN 57 Analog input VREFP 56 Analog input Positive reference input. VREFP 56 Analog input Positive reference input. CLK 27 Digital input Master clock input. CLK 27 Digital input CLK input divider control: 1 = 32.768MHz (High-Speed mode only) / 27MHz 0 = 13.5MHz (low-power) / 5.4MHz (low-speed) DGND 7, 21, 24, 25 Digital ground Digital ground power supply. DIN 12 Digital output Dalsy-chain data input. DOUT1 20 Digital output DOUT2 19 Digital output DOUT3 18 Digital output DOUT3 18 Digital output DOUT3 18 Digital output DOUT5 16 Digital output DOUT5 16 Digital output DOUT6 15 Digital output DOUT6 15 Digital output DOUT6 15 Digital output DOUT6 15 Digital output DOUT8 13 Digital output DOUT8 13 Digital output DOUT8 13 Digital output DOUT8 13 Digital input DOUT8 13 Digital input PSNNC 29 Digital input DOUT8 13 Digital input DOUT9 22, 23 Digital input FORMAT1 31 Digital input FORMAT1 31 Digital input FORMAT2 30 Digital input FORMAT2 30 Digital input FORMAT2 30 Digital input Digital input DOUT9 22, 23 Digital power supply I/O power supply (+1.65V to +1.95V). FORMAT1 31 Digital input FORMAT2 30 Digital input FORMAT2 30 Digital input FORMAT2 30 Digital input FORMAT2 30 Digital input FORMAT3 30 Digital input FORMAT4 31 Digital input FORMAT4 32 Digital input FORMAT4 33 Digital input FORMAT4 34 Digital input FORMAT4 35 Digital input FORMAT4 36 Digital input FORMAT4 37 Digital input FORMAT4 38 Digital input FORMAT4 39 Digital			0.1	,		
VREFP 56 Analog input CLK 27 Digital input Master clock input. CLK 27 Digital input Master clock input. CLK DIV 10 Digital input CLK input divider control: 1 = 32.768MHz (High-Speed mode only) / 27MHz 0 = 13.5MHz (low-power) / 5.4MHz (low-speed) DGND 7, 21, 24, 25 Digital ground Digital ground power supply. DIN 12 Digital output Dou't 20 Digital output DOU't 1 = TDM data output (TDM mode). DOUT2 19 Digital output DOU't 1 = DOU't 1 = TDM data output (TDM mode). DOUT3 18 Digital output DOU't 1 = DOU't 1 = DDO't 1 = D			• .			
CLK 27 Digital input Master clock input. CLKDIV 10 Digital input CLK input divider control: 1 = 32.768MHz (High-Speed mode only) / 27MHz 0 = 13.5MHz (low-speed) DGND 7, 21, 24, 25 Digital ground Digital ground power supply. DIN 12 Digital input Daisy-chain data input. DOUT1 20 Digital output DOUT2 19 Digital output DOUT3 18 Digital output DOUT4 17 Digital output DOUT5 16 Digital output DOUT5 16 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT7 14 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DOUT6 DOUT7 14 Digital output DOUT8 13 Digital input Frame-Sync protocol: frame clock input; SPI protocol: data ready output. DOUT6 D2 D2 D1 Digital input Frame-Sync protocol: frame clock input; SPI protocol: data ready output. FORMAT0 32 Digital input FORMAT1 31 Digital input FORMAT2 30 Digital input IOVDD 22, 23 Digital power supply (H1.65V to +1.95V). FORMAT2 30 Digital input MODE1 33 Digital input MODE1 33 Digital input PWDN3 40 Digital input PWDN3 50 Digital						
CLKDIV 10 Digital input DOND 7, 21, 24, 25 Digital ground DIN 12 Digital input DOUT1 20 Digital output DOUT2 19 Digital output DOUT3 18 Digital output DOUT4 17 Digital output DOUT5 16 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DOUT9 13 Digital output DOUT9 15 Digital output DOUT9 16 Digital output DOUT9 17 Digital output DOUT9 18 Digital output DOUT9 19 Digital output DOUT0 19 Digital output DOUT0 10 Digital output DOUT0 10 Digital output DOUT1 10 Digital output DOUT3 18 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT8 13 Digital input DOUT8 13 Digital input DOUT8 13 Digital input DOUT8 13 Digital input Frame-Sync protocol: frame clock input; SPI protocol: data ready output. FORMATO 32 Digital input FORMATO 32 Digital input FORMATO 32 Digital input FORMATO 32 Digital input FORMATO 30 Digital inp			0 1	·		
DGND 7, 21, 24, 25 Digital ground Digital ground Digital ground power supply. DOUT1 20 Digital output DOUT1 120 Digital output DOUT1 is TDM data output (TDM mode). DOUT2 19 Digital output DOUT3 18 Digital output 17 Digital output 17 Digital output 17 Digital output 18 DOUT5 16 Digital output 18 DOUT6 15 Digital output 18 DOUT6 15 Digital output 19 DOUT7 14 Digital output 19 DOUT8 13 Digital input 19 DOUT8 13 Digital input 19 DOUT8 13 Digital input 19 DOUT9 26 Digital input 19 DOUT9 26 Digital input 19 Digital input 19 DOUT9 27 Digital input 19	CLK	27	Digital input	·		
DIN 12 Digital input DOUT1 20 Digital output DOUT2 19 Digital output DOUT3 18 Digital output DOUT3 18 Digital output DOUT4 17 Digital output DOUT5 16 Digital output DOUT5 16 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DOUT8 13 Digital output DOUT9 14 Digital output DOUT9 14 Digital output DOUT9 15 Digital output DOUT9 16 Digital output DOUT9 17 DIGITAL OUTPUT 18 DIGITAL OUTPUT 18 DIGITAL OUTPUT 19		10	Digital input			
DOUT1 20 Digital output DOUT2 19 Digital output DOUT3 18 Digital output DOUT4 17 Digital output DOUT5 16 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DOUT8 13 Digital output DOUT8 13 Digital output DOUT8 13 Digital output DOUT9 14 Digital output DOUT9 14 Digital output DOUT9 15 Digital output DOUT9 15 Digital output DOUT9 16 Digital output DOUT9 17 DIGITAL OUTPUT	DGND	7, 21, 24, 25	Digital ground	Digital ground power supply.		
DOUT2	DIN	12	Digital input	Daisy-chain data input.		
DOUT3 18 Digital output DOUT4 17 Digital output DOUT5 16 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DOUT8 13 Digital input/output DOUT9 26 Digital input FORMAT0 32 Digital input FORMAT1 31 Digital input FORMAT1 31 Digital input FORMAT2 30 Digital input IOVDD 22, 23 Digital input IOVDD 24 Digital input IOVDD 25 Digital input FORMAT0 30 Digital input IOVDD 26 Digital power supply IOVDD 27 Digital input IOVDD 28 Digital input FORMAT1 31 Digital input IOVDD 29 Digital inp	DOUT1	20	Digital output	DOUT1 is TDM data output (TDM mode).		
DOUT4 17 Digital output DOUT5 16 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DOUT8 13 Digital output DOUT8 13 Digital output DOUT9 26 Digital input/output FORMAT0 32 Digital input FORMAT1 31 Digital input FORMAT1 31 Digital input FORMAT2 30 Digital input IOVDD 22, 23 Digital input IOVDD 24 Digital input IOVDD 25 Digital input FORMAT0 32 Digital input FORMAT0 30 Digital input FORMAT1 31 Digital input IOVDD 21, 23 Digital input IOVDD 22, 24 Digital input IOVDD 25 Digital input IOVDD 26 Digital input IOVDD 27 Digital input IOVDD 28 Digital input IOVDD 29 Digital input IOVDD 29 Digital input IOVDD 29 Digital input IOVDD 29 Digital input IOVDD 20 Digital input IOVDD 21 De not use IOVDD 22 Digital input IOVDD 23 Digital input IOVDD 24 Digital input IOVDD 25 Digital input IOVDD 26 DOWN Serial clock input, Modulator clock output. IOVDD 27 Digital input IOVDD 28 Departures IOVDD 29 Digital input IOVDD 29 Digital input IOVDD 20 Digital input IOVDD 20 DOWN Serial clock input, Modulator clock output. IOVDD 20 DOWN Serial clock input, Modulator clock output. IOVDD 20 DOWN Serial clock input (all channels). IOVDD 30 DOWN Serial clock input	DOUT2	19	Digital output			
DOUTS 16 Digital output DOUT6 15 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DOUT8 13 Digital output DOUT8 13 Digital output DOUT9 29 Digital input FORMAT0 32 Digital input FORMAT1 31 Digital input FORMAT2 30 Digital input IOVDD 22, 23 Digital input IOVDD 22, 23 Digital input MODE0 34 Digital input MODE0 34 Digital input MODE1 33 Digital input FORMOT0 42 Digital input MODE1 33 Digital input FORMOT0 32 Digital input FORMAT0 35 Digital input MODE0 36 Digital input MODE1 37 Digital input PWDN3 40 Digital input PWDN3 40 Digital input PWDN3 40 Digital input PWDN3 40 Digital input PWDN3 39 Digital input PWDN3 39 Digital input PWDN3 30 Digital input PWDN4 39 Digital input PWDN5 38 Digital input PWDN6 37 Digital input PWDN6 37 Digital input PWDN7 36 Digital input PWDN8 35 Digital input PWDN8 35 Digital input SCLK 28 Digital input SCLK 28 Digital input DOUT[4:1] Data output for channels 4 through 1.	DOUT3	18	Digital output	ADS1278: DOUT[8:1] Data output for channels 8 through 1.		
DOUT6 15 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DRD7/ FSYNC 29 Digital input/output Frame-Sync protocol: frame clock input; SPI protocol: data ready output. DYDD 26 Digital input FORMAT0 32 Digital input FORMAT1 31 Digital input FORMAT1 31 Digital input FORMAT2 30 Digital input IOVDD 22, 23 Digital power supply IOVDD 22, 23 Digital input IOVDD 22, 23 Digital input IOVDD 34 Digital input MODE1 33 Digital input MODE1 33 Digital input PWDN1 42 Digital input PWDN2 41 Digital input PWDN3 40 Digital input PWDN3 40 Digital input PWDN4 39 Digital input PWDN5 38 Digital input PWDN5 38 Digital input PWDN6 37 Digital input PWDN6 37 Digital input PWDN7 36 Digital input PWDN7 36 Digital input PWDN8 35 Digital input PWDN8 35 Digital input SCLK 28 Digital input SCLK 28 Digital input TEST0 8 Digital input TEST10 Test mode select: 00 = Normal operation 01 = Do not use	DOUT4	17	Digital output			
DOUT6 15 Digital output DOUT7 14 Digital output DOUT8 13 Digital output DRD7/ FSYNC 29 Digital input/output FSYNC 29 Digital input DVDD 26 Digital input FORMAT0 32 Digital input FORMAT1 31 Digital input FORMAT1 31 Digital input FORMAT2 30 Digital input IOVDD 22, 23 Digital input IOVDD 22, 23 Digital input MODE0 34 Digital input MODE1 33 Digital input PWDN1 42 Digital input PWDN2 41 Digital input PWDN3 40 Digital input PWDN3 39 Digital input PWDN3 30 Digital input PWDN4 39 Digital input PWDN5 38 Digital input PWDN6 37 Digital input PWDN7 36 Digital input PWDN8 35 Digital input SCLK 28 Digital input SCLK 28 Digital input SCLK 28 Digital input Scrial clock input, Modulator clock output. TEST(1:0) Test mode select: 00 = Normal operation 01 = Do not use	DOUT5	16	Digital output	, , , , , , , , , , , , , , , , , , , ,		
DOUT8 13 Digital output DRDY/FSYNC 29 Digital input/output Frame-Sync protocol: frame clock input; SPI protocol: data ready output. DVDD 26 Digital power supply Digital core power supply (+1.65V to +1.95V). FORMAT0 32 Digital input FORMAT1 31 Digital input FORMAT2 30 Digital input IOVDD 22, 23 Digital power supply I/O power supply (+1.65V to +3.6V). MODE0 34 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 33 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 33 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 39 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 39 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 39 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 30 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 30 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 30 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 30 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 30 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 30 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 30 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 30 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed MODE[1:0] S	DOUT6	15	Digital output			
DRDY/FSYNC 29 Digital input/output Frame-Sync protocol: frame clock input; SPI protocol: data ready output.	DOUT7	14	Digital output			
FSYNC Dydd 26 Digital input/output Frame-Sync protocol: frame clock input; SPI protocol: data ready output. FORMATO 32 Digital input FORMATO 32 Digital input FORMATI 31 Digital input FORMATI 31 Digital input FORMATI 31 Digital input FORMATI 31 Digital input FORMATI 30 Digital input FORMATI 30 Digital input IOVDD 22, 23 Digital power supply I/O power supply (+1.65V to +3.6V). MODEO 34 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 33 Digital input PWDN1 42 Digital input PWDN2 41 Digital input PWDN3 40 Digital input PWDN3 40 Digital input PWDN4 39 Digital input PWDN5 38 Digital input PWDN5 38 Digital input PWDN5 36 Digital input PWDN6 37 Digital input PWDN7 36 Digital input PWDN7 36 Digital input PWDN8 35 Digital input PWDN8 35 Digital input PWDN8 35 Digital input SCLK 28 Digital input SCLK 28 Digital input SCLK 28 Digital input SYNC 11 Digital input Digital input Synchronize input (all channels). TESTO 8 Digital input TEST[1:0] Test mode select: 00 = Normal operation 01 = Do not use 40 = Do n	DOUT8	13	Digital output			
FORMATO 32 Digital input FORMAT1 31 Digital input FORMAT2 30 Digital input IOVDD 22, 23 Digital power supply I/O power supply (+1.65V to +3.6V). MODE0 34 Digital input MODE[1:0] Selects Frame-Sync/SPI protocol, TDM/discrete data outputs, fixed/dynamic position TDM data, and modulator mode/normal operating mode. MODE0 34 Digital input MODE[1:0] Selects High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 33 Digital input PWDN1 42 Digital input PWDN2 41 Digital input PWDN3 40 Digital input PWDN3 39 Digital input PWDN4 39 Digital input PWDN5 38 Digital input PWDN6 37 Digital input PWDN7 36 Digital input PWDN8 35 Digital input SCLK 28 Digital input SCLK 28 Digital input SCLK 28 Digital input SYNC 11 Digital input TEST0 8 Digital input TEST[1:0] Test mode select: 00 = Normal operation 01 = Do not use		29	Digital input/output	Frame-Sync protocol: frame clock input; SPI protocol: data ready output.		
FORMAT1 31 Digital input FORMAT2 30 Digital input IOVDD 22, 23 Digital power supply MODE0 34 Digital input MODE1 33 Digital input PWDN1 42 Digital input PWDN2 41 Digital input PWDN3 40 Digital input PWDN4 39 Digital input PWDN5 38 Digital input PWDN6 37 Digital input PWDN7 36 Digital input PWDN8 35 Digital input PSCLK 28 Digital input SCLK 28 Digital input STNC 11 Digital input TEST0 8 Digital input TEST0 8 Digital input TEST0 8 Digital input TEST0 10 Digital input TEST0 10 Digital input TEST0 10 Digital input FORMAT[2:0] Selects Frame-Sync/SPI protocol, TDM/discrete data outputs, fixed/dynamic position TDM data, and modulator mode/normal operating mode. FORMAT[2:0] Selects Frame-Sync/SPI protocol, TDM/discrete data outputs, fixed/dynamic position TDM data, and modulator mode/normal operating mode. ION Digital input MODE[1:0] Selects Frame-Sync/SPI protocol, TDM/discrete data outputs, fixed/dynamic position TDM data, and modulator mode/normal operating mode. ION Digital input MODE[1:0] Selects Frame-Sync/SPI protocol, TDM/disc, and modulator mode/normal operating mode. ION Digital input MODE[1:0] Selects Frame-Sync/SPI protocol, TDM/disc, and modulator mode/normal operating mode. ION Digital input MODE[1:0] Selects Frame-Sync/SPI protocol, TDM data, and modulator mode/normal operating mode. ION Digital input MODE[1:0] Selects High-Seol, High-Resolution, Low-Poemating mode. ION Digital input MODE[1:0] Selects High-Seol, High-Resolution, Low-Poemating mode. ION Digital input MODE[1:0] Selects High-Seol, High-Resolution, Low-Poemating mode. ION Digital input MODE[1:0] Selects High-Seol, High-Resolution, Low-Poemating mode. ION Digital input MODE[1:0] Selects High-Seol, High-Resolution, Low-Poemating mode. ION Digital input MODE[1:0] Selects High-Seol, High-Resolution, Low-Poemating mode. ION Digital input MODE[1:0] Selects High-Resolution, Low-Poemating mode. ION Digital input MODE[1:0] S	DVDD	26	Digital power supply	Digital core power supply (+1.65V to +1.95V).		
FORMAT2 30 Digital input fixed/dynamic position TDM data, and modulator mode/normal operating mode. FORMAT2 30 Digital input fixed/dynamic position TDM data, and modulator mode/normal operating mode. FORMAT2 30 Digital input fixed/dynamic position TDM data, and modulator mode/normal operating mode. FORMAT2 30 Digital input fixed/dynamic position TDM data, and modulator mode/normal operating mode. FORMAT2 30 Digital input fixed/dynamic position TDM data, and modulator mode/normal operating mode. FORMAT2 30 Digital input fixed/dynamic position TDM data, and modulator mode/normal operating mode. FORMAT2 30 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. FORMAT2 31 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. FORMAT2 32 Digital input MODE[1:0] Selects High-Resolution, Low-Power, or Low-Speed mode operation. FORMAT2 32 Digital input MODE[1:0] Selects High-Resolution, Low-Power, or Low-Speed mode operation. FORMAT2 32 Digital input MODE[1:0] Selects High-Resolution, Low-Power, or Low-Speed mode operation. FORMAT2 33 Digital input MODE[1:0] Selects High-Resolution, Low-Power, or Low-Speed mode operation. FORMAT2 33 Digital input MODE[1:0] Selects High-Resolution, Low-Power, or Low-Speed mode operation. FORMAT2 33 Digital input MODE[1:0] Selects High-Resolution, Low-Power, or Low-Speed mode operation. FORMAT2 42 Digital input MODE[1:0] Selects High-Resolution, Low-Power, or Low-Speed mode operation. FORMAT2 42 Digital input MODE[1:0] Selects High-Resolution, Low-Power, or Low-Speed mode operation. FORMAT2 42 Digital input MODE[1:0] Selects High-Resolution, Low-Power, or Low-Speed mode operation. FORMAT2 42 Digital input MODE[1:0] Selects High-Resolution, Low-Power, or Low-Speed mode operation. FORMAT2 42 Digital input MODE[1:0] Selects High-Resolution, Low-Power, or Low-	FORMAT0	32	Digital input			
FORMAT2 30 Digital input	FORMAT1	31	Digital input			
MODE0 34 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 33 Digital input mode operation. PWDN1 42 Digital input pigital input PWDN2 41 Digital input pigital input PWDN3 40 Digital input pigital input PWDN4 39 Digital input pigital input PWDN5 38 Digital input pigital input PWDN6 37 Digital input pigital input PWDN7 36 Digital input pigital input PWDN8 35 Digital input pigital input SCLK 28 Digital input pigital input SYNC 11 Digital input pigital input TEST0 8 Digital input pigital input TEST[1:0] Test mode select: 00 = Normal operation portation portation pigital input pigital pigit	FORMAT2	30	Digital input	incoraynamic position 12 in data, and modulater mode/normal operating mode.		
MODE0 34 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 33 Digital input mode operation. PWDN1 42 Digital input pigital input PWDN2 41 Digital input pigital input PWDN3 40 Digital input pigital input PWDN4 39 Digital input pigital input PWDN5 38 Digital input pigital input PWDN6 37 Digital input pigital input PWDN7 36 Digital input pigital input PWDN8 35 Digital input pigital input SCLK 28 Digital input pigital input SYNC 11 Digital input pigital input TEST0 8 Digital input pigital input TEST[1:0] Test mode select: 00 = Normal operation portation portation pigital input pigital pigit	IOVDD	22, 23	Digital power supply	I/O power supply (+1.65V to +3.6V).		
PWDN1 42 Digital input PWDN2 41 Digital input PWDN3 40 Digital input PWDN4 39 Digital input PWDN5 38 Digital input PWDN6 37 Digital input PWDN7 36 Digital input PWDN8 35 Digital input SCLK 28 Digital input/output SYNC 11 Digital input TEST0 8 Digital input ADS1278: PWDN[8:1] Power-down control for channels 8 through 1. PWDN[8:5] must = 0V. PWDN[8:5] must = 0V. PWDN[4:1] Power-down control for channels 4 through 1. PWDN[4:1] Power-down control for channels 4 through 1. Serial clock input, Modulator clock output. Synchronize input (all channels). TEST[1:0] Test mode select: 00 = Normal operation 01 = Do not use 10 - Po not u	MODE0	34		MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed		
PWDN2 41 Digital input ADS1278: PWDN[8:1] Power-down control for channels 8 through 1. PWDN3 40 Digital input ADS1278: PWDN[8:1] Power-down control for channels 8 through 1. PWDN4 39 Digital input ADS1274: PWDN[8:5] must = 0V. PWDN6 37 Digital input PWDN[4:1] Power-down control for channels 4 through 1. PWDN7 36 Digital input PWDN[4:1] Power-down control for channels 4 through 1. PWDN8 35 Digital input Serial clock input, Modulator clock output. SYNC 11 Digital input Synchronize input (all channels). TEST0 8 Digital input TEST[1:0] Test mode select: 00 = Normal operation 01 = Do not use 10 - Do not use 10 - Do not use 10 - Do not use	MODE1	33	Digital input	mode operation.		
PWDN3 40 Digital input ADS1278: PWDN[8:1] Power-down control for channels 8 through 1. PWDN4 39 Digital input ADS1274: PWDN[8:5] must = 0V. PWDN5 38 Digital input PWDN[4:1] Power-down control for channels 4 through 1. PWDN6 37 Digital input PWDN[4:1] Power-down control for channels 4 through 1. PWDN8 35 Digital input Serial clock input, Modulator clock output. SCLK 28 Digital input Serial clock input, Modulator clock output. SYNC 11 Digital input Synchronize input (all channels). TEST0 8 Digital input TEST[1:0] Test mode select: 00 = Normal operation 01 = Do not use 10 - Do not use 10 - Do not use	PWDN1	42	Digital input			
PWDN4 39 Digital input ADS1274: PWDN[8:5] must = 0V. PWDN6 37 Digital input PWDN[4:1] Power-down control for channels 4 through 1. PWDN7 36 Digital input PWDN8 35 Digital input SCLK 28 Digital input/output Serial clock input, Modulator clock output. SYNC 11 Digital input Synchronize input (all channels). TEST0 8 Digital input TEST[1:0] Test mode select: 00 = Normal operation 01 = Do not use 10 = Do not u	PWDN2	41	Digital input			
PWDN5 38 Digital input ADS1274: PWDN[8:5] must = 0V. PWDN6 37 Digital input PWDN[4:1] Power-down control for channels 4 through 1. PWDN7 36 Digital input PWDN[4:1] Power-down control for channels 4 through 1. PWDN8 35 Digital input Serial clock input, Modulator clock output. SCLK 28 Digital input output Serial clock input, Modulator clock output. SYNC 11 Digital input output output Synchronize input (all channels). TEST0 8 Digital input output output output output output TEST[1:0] Test mode select: 00 = Normal operation output outp	PWDN3	40	Digital input	ADS1278: PWDN[8:1] Power-down control for channels 8 through 1.		
PWDN6 37 Digital input PWDN7 36 Digital input PWDN8 35 Digital input SCLK 28 Digital input/output Serial clock input, Modulator clock output. SYNC 11 Digital input Synchronize input (all channels). TEST0 8 Digital input TEST[1:0] Test mode select: 00 = Normal operation of the property	PWDN4	39	Digital input			
PWDN7 36 Digital input PWDN8 35 Digital input SCLK 28 Digital input/output Serial clock input, Modulator clock output. SYNC 11 Digital input Synchronize input (all channels). TEST0 8 Digital input TEST[1:0] Test mode select: 00 = Normal operation of the properties of the	PWDN5	38	Digital input	ADS1274: PWDN[8:5] must = 0V.		
PWDN7 36 Digital input PWDN8 35 Digital input SCLK 28 Digital input/output Serial clock input, Modulator clock output. SYNC 11 Digital input Synchronize input (all channels). TEST0 8 Digital input TEST[1:0] Test mode select: 00 = Normal operation of the properties of the	PWDN6	37		PWDN[4:1] Power-down control for channels 4 through 1.		
PWDN8 35 Digital input SCLK 28 Digital input/output Serial clock input, Modulator clock output. SYNC 11 Digital input Synchronize input (all channels). TEST0 8 Digital input TEST[1:0] Test mode select: 00 = Normal operation of the properties of the prope		36				
SCLK 28 Digital input/output Serial clock input, Modulator clock output. SYNC 11 Digital input Synchronize input (all channels). TEST0 8 Digital input TEST[1:0] Test mode select: 00 = Normal operation of the properties	PWDN8	35				
SYNC 11 Digital input Synchronize input (all channels). TEST0 8 Digital input TEST[1:0] Test mode select: 00 = Normal operation 01 = Do not use 10 - Do not use				Serial clock input, Modulator clock output.		
TEST0 8 Digital input TEST[1:0] Test mode select: 00 = Normal operation 01 = Do not use						
10 - Do not uso						
				to = recinial operation		



TIMING CHARACTERISTICS: SPI FORMAT



TIMING REQUIREMENTS: SPI FORMAT


For $T_A = -40$ °C to +105°C, IOVDD = 1.65V to 3.6V, and DVDD = 1.65V to 1.95V.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
t _{CLK}	CLK period (1/f _{CLK}) ⁽¹⁾	37		10,000	ns
t _{CPW}	CLK positive or negative pulse width	15			ns
t _{CONV}	Conversion period (1/f _{DATA}) ⁽²⁾	256		2560	t _{CLK}
t _{CD} ⁽³⁾	Falling edge of CLK to falling edge of DRDY		22		ns
t _{DS} (3)	Falling edge of DRDY to rising edge of first SCLK to retrieve data	1			t _{CLK}
t _{MSBPD}	DRDY falling edge to DOUT MSB valid (propagation delay)			16	ns
t _{SD} ⁽³⁾	Falling edge of SCLK to rising edge of DRDY		18		ns
t _{SCLK} ⁽⁴⁾	SCLK period	1			t_{CLK}
t _{SPW}	SCLK positive or negative pulse width	0.4			t _{CLK}
t _{DOHD} (3) (5)	SCLK falling edge to new DOUT invalid (hold time)	10			ns
t _{DOPD} (3)	SCLK falling edge to new DOUT valid (propagation delay)			32	ns
t _{DIST}	New DIN valid to falling edge of SCLK (setup time)	6			ns
t _{DIHD} ⁽⁵⁾	Old DIN valid to falling edge of SCLK (hold time)	6			ns

- f_{CLK} = 27MHz maximum. Depends on MODE[1:0] and CLKDIV selection. See Table 6 (f_{CLK}/f_{DATA}). Load on \overline{DRDY} and DOUT = 20pF.
- (2) (3)
- (4)
- For best performance, limit f_{SCLK}/f_{CLK} to ratios of 1, 1/2, 1/4, 1/8, etc. t_{DOHD} (DOUT hold time) and t_{DIHD} (DIN hold time) are specified under opposite worst-case conditions (digital supply voltage and ambient temperature). Under equal conditions, with DOUT connected directly to DIN, the timing margin is >4ns.



TIMING CHARACTERISTICS: FRAME-SYNC FORMAT



TIMING REQUIREMENTS: FRAME-SYNC FORMAT

For $T_A = -40$ °C to +105°C, IOVDD = 1.65V to 3.6V, and DVDD = 1.65V to 1.95V.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	
		All modes	37		10,000	ns
t _{CLK}	CLK period (1/f _{CLK})	High-Speed mode only	30.5			ns
t _{CPW}	CLK positive or negative pulse width		12			ns
t _{CS}	Falling edge of CLK to falling edge of	SCLK	-0.25		0.25	t _{CLK}
t _{FRAME}	Frame period (1/f _{DATA}) ⁽¹⁾		256		2560	t _{CLK}
t _{FPW}	FSYNC positive or negative pulse width		1			t _{SCLK}
t _{FS}	Rising edge of FSYNC to rising edge of SCLK		5			ns
t _{SF}	Rising edge of SCLK to rising edge of FSYNC		5			ns
t _{SCLK}	SCLK period ⁽²⁾		1			t _{CLK}
t _{SPW}	SCLK positive or negative pulse width		0.4			t _{CLK}
t _{DOHD} (3) (4)	SCLK falling edge to old DOUT invalid	(hold time)	10			ns
t _{DOPD} (4)	SCLK falling edge to new DOUT valid (propagation delay)				31	ns
t _{MSBPD}	FSYNC rising edge to DOUT MSB valid (propagation delay)				31	ns
t _{DIST}	New DIN valid to falling edge of SCLK (setup time)		6			ns
t _{DIHD} (3)	Old DIN valid to falling edge of SCLK	(hold time)	6			ns


Load on DOUT = 20pF.

Depends on MODE[1:0] and CLKDIV selection. See Table 6 (f_{CLK}/f_{DATA}). SCLK must be continuously running and limited to ratios of 1, 1/2, 1/4, and 1/8 of f_{CLK} . t_{DOHD} (DOUT hold time) and t_{DIHD} (DIN hold time) are specified under opposite worst-case conditions (digital supply voltage and ambient temperature). Under equal conditions, with DOUT connected directly to DIN, the timing margin is >4ns.



TYPICAL CHARACTERISTICS

At T_A = +25°C, High-Speed mode, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V, f_{CLK} = 27MHz, VREFP = 2.5V, and VREFN = 0V, unless otherwise noted.






Figure 2.





Figure 3.








Figure 6.






Figure 5.


100k







Frequency (Hz)
Figure 9.



NOISE HISTOGRAM 25k High-Resolution Mode Shorted Input 262,144 Points 20k Number of Occurrences 15k 10k 5k -21.0 -17.5 -14.0 -10.5 3.5 14.0 17.5 3.5 10.5 -24.5 Output (µV)

Figure 8.




Figure 10.




Figure 12.



At T_A = +25°C, High-Speed mode, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V, f_{CLK} = 27MHz, VREFP = 2.5V, and VREFN = 0V, unless otherwise noted.





Figure 13.



OUTPUT SPECTRUM







Figure 15.



TOTAL HARMONIC DISTORTION vs INPUT AMPLITUDE










Figure 19.




Figure 20.




Figure 21.






Figure 22.





Copyright © 2007–2008, Texas Instruments Incorporated



At T_A = +25°C, High-Speed mode, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V, f_{CLK} = 27MHz, VREFP = 2.5V, and VREFN = 0V, unless otherwise noted.




Figure 25.





Figure 27.



GAIN DRIFT HISTOGRAM




Figure 26.

GAIN WARMUP DRIFT RESPONSE BAND




Figure 28.

GAIN ERROR HISTOGRAM




Figure 30.



At $T_A = +25$ °C, High-Speed mode, AVDD = +5V, DVDD = +1.8V, IOVDD = +3.3V, $f_{CLK} = 27$ MHz, VREFP = 2.5V, and VREFN = 0V, unless otherwise noted.




Figure 31.





Figure 33.



CHANNEL OFFSET MATCH HISTOGRAM




Figure 32.

VCOM VOLTAGE OUTPUT HISTOGRAM




Figure 34.








Figure 36.






















Figure 43.







Figure 44.





TOTAL HARMONIC DISTORTION AND NOISE vs CLK



POWER-SUPPLY REJECTION vs POWER-SUPPLY FREQUENCY








Figure 48.



























OVERVIEW

The ADS1274 (quad) and ADS1278 (octal) are 24-bit, delta-sigma ADCs based on the single-channel ADS1271. They offer the combination of outstanding dc accuracy and superior ac performance. Figure 57 shows the block diagram. Note that both devices are functionally the same, except that the ADS1274 has four ADCs and the ADS1278 has eight ADCs. The packages are identical, and the ADS1274 pinout is compatible with the ADS1278, permitting true drop-in expandability. The converters are comprised of four (ADS1274) or eight (ADS1278) advanced, 6th-order, chopper-stabilized, delta-sigma modulators followed by low-ripple, linear phase FIR filters. The modulators measure the differential input signal, $V_{IN} = (AINP -$ AINN), against the differential reference, $V_{RFF} =$ (VREFP - VREFN). The digital filters receive the modulator signal and provide a low-noise digital output. To allow tradeoffs among speed, resolution, and power, four operating modes are supported:

High-Speed, High-Resolution, Low-Power, and Low-Speed. Table 1 summarizes the performance of each mode.

In High-Speed mode, the maximum data rate is 128kSPS (when operating at 128kSPS, Frame-Sync format must be used). In High-Resolution mode, the SNR = 111dB ($V_{REF} = 3.0V$); in Low-Power mode, the power dissipation is 31mW/channel; and in Low-Speed mode, the power dissipation is only 7mW/channel at 10.5kSPS. The digital filters can be bypassed, enabling direct access to the modulator output.

The ADS1274/78 is configured by simply setting the appropriate I/O pins—there are no registers to program. Data are retrieved over a serial interface that supports both SPI and Frame-Sync formats. The ADS1274/78 has a daisy-chainable output and the ability to synchronize externally, so it can be used conveniently in systems requiring more than eight channels.




Figure 57. ADS1274/ADS1278 Block Diagram

Table 1. Operating Mode Performance Summary

MODE	MAX DATA RATE (SPS)	PASSBAND (kHz)	SNR (dB)	NOISE (μV _{RMS})	POWER/CHANNEL (mW)
High-Speed	128,000	57,984	106	8.5	70
High-Resolution	52,734	23,889	110	5.5	64
Low-Power	52,734	23,889	106	8.5	31
Low-Speed	10,547	4,798	107	8.0	7

Submit Documentation Feedback

Copyright © 2007–2008, Texas Instruments Incorporated



FUNCTIONAL DESCRIPTION

The ADS1274/78 is a delta-sigma ADC consisting of four/eight independent converters that digitize four/eight input signals in parallel.

The converter is composed of two main functional blocks to perform the ADC conversions: the modulator and the digital filter. The modulator samples the input signal together with sampling the reference voltage to produce a 1s density output stream. The density of the output stream is proportional to the analog input level relative to the reference voltage. The pulse stream is filtered by the internal digital filter where the output conversion result is produced.

In operation, the input signal is sampled by the modulator at a high rate (typically 64x higher than the final output data rate). The quantization noise of the modulator is moved to a higher frequency range where the internal digital filter removes it. Oversampling results in very low levels of noise within the signal passband.

Since the input signal is sampled at a very high rate, input signal aliasing does not occur until the input signal frequency is at the modulator sampling rate. This architecture greatly relaxes the requirement of external antialiasing filters because of the high modulator sampling rate.

SAMPLING APERTURE MATCHING

The ADS1274/78 converters operate from the same CLK input. The CLK input controls the timing of the modulator sampling instant. The converter is designed such that the sampling skew, or modulator sampling aperture match between channels, is

controlled. Furthermore, the digital filters are synchronized to start the convolution phase at the same modulator clock cycle. This design results in excellent phase match among the ADS1274/78 channels.

Figure 35 shows the inter-device channel sample matching for the ADS1274 and ADS1278.

The phase match of one 4-channel ADS1274 to that of another ADS1274 (eight or more channels total) may not have the same degree of sampling match. As a result of manufacturing variations, differences in internal propagation delay of the internal CLK signal coupled with differences of the arrival of the external CLK signal to each device may cause larger sampling match errors. Equal length CLK traces or external clock distribution devices can be used to reduce the sampling match error between devices.

FREQUENCY RESPONSE

The digital filter sets the overall frequency response. The filter uses a multi-stage FIR topology to provide linear phase with minimal passband ripple and high stop band attenuation. The filter coefficients are identical to the coefficients used in the ADS1271. The oversampling ratio of the digital filter (that is, the ratio of the modulator sampling to the output data rate, or $f_{\text{MOD}}/f_{\text{DATA}}$) is a function of the selected mode, as shown in Table 2.

Table 2. Oversampling Ratio versus Mode

MODE SELECTION	OVERSAMPLING RATIO (f _{MOD} /f _{DATA})
High-Speed	64
High-Resolution	128
Low-Power	64
Low-Speed	64



High-Speed, Low-Power, and Low-Speed Modes

The digital filter configuration is the same in High-Speed, Low-Power, and Low-Speed modes with the oversampling ratio set to 64. Figure 58 shows the frequency response in High-Speed, Low-Power, and Low-Speed modes normalized to f_{DATA} . Figure 59 shows the passband ripple. The transition from passband to stop band is shown in Figure 60. The overall frequency response repeats at 64x multiples of the modulator frequency f_{MOD} , as shown in Figure 61.




Figure 58. Frequency Response for High-Speed, Low-Power, and Low-Speed Modes




Figure 59. Passband Response for High-Speed, Low-Power, and Low-Speed Modes




Figure 60. Transition Band Response for High-Speed, Low-Power, and Low-Speed Modes




Figure 61. Frequency Response Out to f_{MOD} for High-Speed, Low-Power, and Low-Speed Modes

These image frequencies, if present in the signal and not externally filtered, will fold back (or alias) into the passband, causing errors. The stop band of the ADS1274/78 provides 100dB attenuation of frequencies that begin just beyond the passband and continue out to f_{MOD} . Placing an antialiasing, low-pass filter in front of the ADS1274/78 inputs is recommended to limit possible high-amplitude, out-of-band signals and noise. Often, a simple RC filter is sufficient. Table 3 lists the image rejection versus external filter order.

Table 3. Antialiasing Filter Order Image Rejection

ANTIALIASING	IMAGE REJECTION (dB) $(f_{-3dB} \text{ at } f_{DATA})$			
FILTER ORDER	HS, LP, LS	HR		
1	39	45		
2	75	87		
3	111	129		



High-Resolution Mode

The oversampling ratio is 128 in High-Resolution mode. Figure 62 shows the frequency response in High-Resolution mode normalized to $f_{\text{DATA}}.$ Figure 63 shows the passband ripple, and the transition from passband to stop band is shown in Figure 64. The overall frequency response repeats at multiples of the modulator frequency f_{MOD} (128 \times $f_{\text{DATA}})$, as shown in Figure 65. The stop band of the ADS1274/78 provides 100dB attenuation of frequencies that begin just beyond the passband and continue out to $f_{\text{MOD}}.$ Placing an antialiasing, low-pass filter in front of the ADS1274/78 inputs is recommended to limit possible high-amplitude out-of-band signals and noise. Often, a simple RC filter is sufficient. Table 3 lists the image rejection versus external filter order.




Figure 62. Frequency Response for High-Resolution Mode




Figure 63. Passband Response for High-Resolution Mode




Figure 64. Transition Band Response for High-Resolution mode




Figure 65. Frequency Response Out to f_{MOD} for High-Resolution Mode



PHASE RESPONSE

The ADS1274/78 incorporates a multiple stage, linear phase digital filter. Linear phase filters exhibit constant delay time versus input frequency (constant group delay). This characteristic means the time delay from any instant of the input signal to the same instant of the output data is constant and is independent of input signal frequency. This behavior results in essentially zero phase errors when analyzing multi-tone signals.

SETTLING TIME

As with frequency and phase response, the digital filter also determines settling time. Figure 66 shows the output settling behavior after a step change on the analog inputs normalized to conversion periods. The X-axis is given in units of conversion. Note that after the step change on the input occurs, the output data change very little prior to 30 conversion periods. The output data are fully settled after 76 conversion periods for High-Speed and Low-Power modes, and 78 conversion periods for High-Resolution mode.




Figure 66. Step Response

DATA FORMAT

The ADS1274/78 outputs 24 bits of data in twos complement format.

A positive full-scale input produces an ideal output code of 7FFFFFh, and the negative full-scale input produces an ideal output code of 800000h. The output clips at these codes for signals exceeding full-scale. Table 4 summarizes the ideal output codes for different input signals.

Table 4. Ideal Output Code versus Input Signal

INPUT SIGNAL V _{IN} (AINP – AINN)	IDEAL OUTPUT CODE(1)
≥ +V _{REF}	7FFFFh
$\frac{+ V_{REF}}{2^{23} - 1}$	000001h
0	000000h
$\frac{-V_{REF}}{2^{23}-1}$	FFFFFh
$\leq -V_{REF} \left(\frac{2^{23}}{2^{23} - 1} \right)$	800000h

(1) Excludes effects of noise, INL, offset, and gain errors.

ANALOG INPUTS (AINP, AINN)

The ADS1274/78 measures each differential input signal $V_{IN} = (AINP - AINN)$ against the common differential reference $V_{REF} = (VREFP - VREFN)$. The most positive measurable differential input is $+V_{REF}$, which produces the most positive digital output code of 7FFFFFh. Likewise, the most negative measurable differential input is $-V_{REF}$, which produces the most negative digital output code of 800000h.

For optimum performance, the inputs of the ADS1274/78 are intended to be driven differentially. For single-ended applications, one of the inputs (AINP or AINN) can be driven while the other input is fixed (typically to AGND or +2.5V). Fixing the input to 2.5V permits bipolar operation, thereby allowing full use of the entire converter range.

While the ADS1274/78 measures the differential input signal, the absolute input voltage is also important. This value is the voltage on either input (AINP or AINN) with respect to AGND. The range for this voltage is:

$$-0.1V < (AINN or AINP) < AVDD + 0.1V$$

If either input is taken below -0.4V or above (AVDD + 0.4), ESD protection diodes on the inputs may turn on. If these conditions are possible, external Schottky clamp diodes or series resistors may be required to limit the input current to safe values (see the Absolute Maximum Ratings table).

The ADS1274/78 is a very high-performance ADC. For optimum performance, it is critical that the appropriate circuitry be used to drive the ADS1274/78 inputs. See the *Application Information* section for several recommended circuits.



The ADS1274/78 uses switched-capacitor circuitry to measure the input voltage. Internal capacitors are charged by the inputs and then discharged. Figure 67 shows a conceptual diagram of these circuits. Switch S_2 represents the net effect of the modulator circuitry in discharging the sampling capacitor; the actual implementation is different. The timing for switches S_1 and S_2 is shown in Figure 68. The sampling time (t_{SAMPLE}) is the inverse of modulator sampling frequency (t_{MOD}) and is a function of the mode, the CLKDIV input, and CLK frequency, as shown in Table 5.




Figure 67. Equivalent Analog Input Circuitry




Figure 68. S₁ and S₂ Switch Timing for Figure 67

Table 5. Modulator Frequency (f_{MOD}) Mode Selection

MODE SELECTION	CLKDIV	f _{MOD}
High-Speed	1	f _{CLK} /4
High-Resolution	1	f _{CLK} /4
Low Dower	1	f _{CLK} /8
Low-Power	0	f _{CLK} /4
Low Spood	1	f _{CLK} /40
Low-Speed	0	f _{CLK} /8

The average load presented by the switched capacitor input can be modeled with an effective differential impedance, as shown in Figure 69. Note that the effective impedance is a function of f_{MOD} .




Figure 69. Effective Input Impedances

VOLTAGE REFERENCE INPUTS (VREFP, VREFN)

The voltage reference for the ADS1274/78 ADC is the differential voltage between VREFP and VREFN: $V_{REF} = (VREFP - VREFN)$. The voltage reference is common to all channels. The reference inputs use a structure similar to that of the analog inputs with the equivalent circuitry on the reference inputs shown in Figure 70. As with the analog inputs, the load presented by the switched capacitor can be modeled with an effective impedance, as shown in Figure 71. However, the reference input impedance depends on the number of active (enabled) channels in addition to f_{MOD}. As a result of the change of reference input impedance caused by enabling and disabling channels, the regulation and setting time of the external reference should be noted, so as not to affect the readings.




Figure 70. Equivalent Reference Input Circuitry




Figure 71. Effective Reference Impedance



ESD diodes protect the reference inputs. To keep these diodes from turning on, make sure the voltages on the reference pins do not go below AGND by more than 0.4V, and likewise do not exceed AVDD by 0.4V. If these conditions are possible, external Schottky clamp diodes or series resistors may be required to limit the input current to safe values (see the Absolute Maximum Ratings table).

Note that the valid operating range of the reference inputs is limited to the following parameters:

 $-0.1V \le VREFN \le +0.1V$

VREFN + 0.5V ≤ VREFP ≤ AVDD + 0.1V

A high-quality reference voltage with the appropriate drive strength is essential for achieving the best performance from the ADS1274. Noise and drift on the reference degrade overall system performance. See the *Application Information* section for example reference circuits.

CLOCK INPUT (CLK)

The ADS1274/78 requires a clock input for operation. The individual converters of the ADS1274/78 operate from the same clock input. At the maximum data rate, the clock input can be either 27MHz or 13.5MHz for Low-Power mode, or 27MHz or 5.4MHz for Low-Speed mode, determined by the setting of the CLKDIV input. For High-Speed mode, the maximum frequency CLK input is 32.768MHz. High-Resolution mode, the maximum CLK input frequency is 27MHz. The selection of the external clock frequency (f_{CLK}) does not affect the resolution of the ADS1274/78. Use of a slower f_{CLK} can reduce the power consumption of an external clock buffer. The output data rate scales with clock frequency, down to a minimum clock frequency of f_{CLK} = 100kHz. Table 6 summarizes the ratio of the clock input frequency (f_{CLK}) to data rate (f_{DATA}), maximum data rate and corresponding maximum clock input for the four operating modes.

As with any high-speed data converter, a high-quality, low-jitter clock is essential for optimum performance. Crystal clock oscillators are the recommended clock source. Make sure to avoid excess ringing on the clock input; keeping the clock trace as short as possible, and using a 50Ω series resistor placed close to the source end, often helps.

Table 6. Clock Input Options

MODE SELECTION	MAX f _{CLK} (MHz)	CLKDIV	f _{CLK} /f _{DATA}	DATA RATE (SPS)	
High-Speed	32.768	1	256	128,000	
High-Resolution	27	1	512	52,734	
Low-Power	27	1	512	F2 724	
Low-Fower	13.5	0	256	52,734	
Low-Speed	27	1	2,560	10.547	
Low-Speed	5.4	0	512	10,547	

MODE SELECTION (MODE)

The ADS1274/78 supports four modes of operation: High-Speed, High-Resolution, Low-Power, and Low-Speed. The modes offer optimization of speed, resolution, and power. Mode selection is determined by the status of the digital input MODE[1:0] pins, as shown in Table 7. The ADS1274/78 continually monitors the status of the MODE pin during operation.

Table 7. Mode Selection

MODE[1:0]	MODE SELECTION	MAX f _{DATA} ⁽¹⁾
00	High-Speed	128,000
01	High-Resolution	52,734
10	Low-Power	52,734
11	Low-Speed	10,547

(1) f_{CLK} = 27MHz max (32.768MHz max in High-Speed mode).

When using the SPI protocol, DRDY is held high after a mode change occurs until settled (or valid) data are ready; see Figure 72 and Table 8.

In Frame-Sync protocol, the DOUT pins are held low after a mode change occurs until settled data are ready; see Figure 72 and Table 8. Data can be read from the device to detect when DOUT changes to logic 1, indicating that the data are valid.






Figure 72. Mode Change Timing

Table 8. New Data After Mode Change

SYMBOL	SYMBOL DESCRIPTION		TYP	MAX	UNITS
t _{NDR-SPI}	Time for new data to be ready (SPI)			129	Conversions (1/f _{DATA})
t _{NDR-FS} Time for new data to be ready (Frame-Sync)		127		128	Conversions (1/f _{DATA})

SYNCHRONIZATION (SYNC)

The ADS1274/78 can be synchronized by pulsing the SYNC pin low and then returning the pin high. When the pin goes low, the conversion process stops, and the internal counters used by the digital filter are reset. When the SYNC pin returns high, the conversion process restarts. Synchronization allows the conversion to be aligned with an external event, such as the changing of an external multiplexer on the analog inputs, or by a reference timing pulse.

Because the ADS1274/78 converters operate in parallel from the same master clock and use the same SYNC input control, they are always in synchronization with each other. The aperture match among internal channels is typically less than 500ps. However, the synchronization of multiple devices is somewhat different. At device power-on, variations in internal reset thresholds from device to device may result in uncertainty in conversion timing.

The SYNC pin can be used to synchronize multiple devices to within the same CLK cycle. Figure 73 illustrates the timing requirement of SYNC and CLK in SPI format.

See Figure 74 for the Frame-Sync format timing requirement.

After synchronization, indication of valid data depends on whether SPI or Frame-Sync format was used.

In the SPI format, \overline{DRDY} goes high as soon as \overline{SYNC} is taken low; see Figure 73. After \overline{SYNC} is returned high, \overline{DRDY} stays high while the digital filter is settling. Once valid data are ready for retrieval, \overline{DRDY} goes low.

In the Frame-Sync format, DOUT goes low as soon as \$\overline{SYNC}\$ is taken low; see Figure 74. After \$\overline{SYNC}\$ is returned high, DOUT stays low while the digital filter is settling. Once valid data are ready for retrieval, DOUT begins to output valid data. For proper synchronization, FSYNC, SCLK, and CLK must be established before taking \$\overline{SYNC}\$ high, and must then remain running. If the clock inputs (CLK, FSYNC or SCLK) are subsequently interrupted or reset, re-assert the \$\overline{SYNC}\$ pin.

For consistent performance, re-assert SYNC after device power-on when data first appear.






Figure 73. Synchronization Timing (SPI Protocol)

Table 9. SPI Protocol

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{CSHD}	CLK to SYNC hold time	10			ns
t _{scsu}	SYNC to CLK setup time	5			ns
t _{SYN}	Synchronize pulse width	1			CLK periods
t _{NDR}	Time for new data to be ready			129	Conversions (1/f _{DATA})




Figure 74. Synchronization Timing (Frame-Sync Protocol)

Table 10. Frame-Sync Protocol

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{CSHD}	CLK to SYNC hold time	10			ns
tscsu	SYNC to CLK setup time	5			ns
t _{SYN}	Synchronize pulse width	1			CLK periods
t _{NDR}	Time for new data to be ready	127		128	Conversions (1/f _{DATA})



POWER-DOWN (PWDN)

The channels of the ADS1274/78 can be independently powered down by use of the \overline{PWDN} inputs. To enter the power-down mode, hold the respective \overline{PWDN} pin low for at least two CLK cycles. To exit power-down, return the corresponding \overline{PWDN} pin high. Note that when all channels are powered down, the ADS1274/78 enters a microwatt (μW) power state where all internal biasing is disabled. In this state, the TEST[1:0] input pins must be driven; all other input pins can float. The ADS1274/78 outputs remain driven.

As shown in Figure 75 and Table 11, a maximum of 130 conversion cycles must elapse for SPI interface, and 129 conversion cycles must elapse for Frame-Sync, before reading data after exiting power-down. Data from channels already running are not affected. The user software can perform the required delay time in any of the following ways:

1. Count the number of data conversions after taking the PWDN pin high.

- Delay 129/f_{DATA} or 130/f_{DATA} after taking the PWDN pins high, then read data.
- Detect for non-zero data in the powered-up channel.

After powering up one or more channels, the channels are synchronized to each other. It is not necessary to use the SYNC pin to synchronize them.

When a channel is powered down in TDM data format, the data for that channel are either forced to zero (fixed-position TDM data mode) or replaced by shifting the data from the next channel into the vacated data position (dynamic-position TDM data mode).

In Discrete data format, the data are always forced to zero. When powering-up a channel in dynamic-position TDM data format mode, the channel data remain packed until the data are ready, at which time the data frame is expanded to include the just-powered channel data. See the *Data Format* section for details.




Figure 75. Power-Down Timing

Table 11. Power-Down Timing

SYMBOL	DESCRIPTION		TYP	MAX	UNITS
t _{PWDN}	PWDN pulse width to enter Power-Down mode	2			CLK periods
t _{NDR}	Time for new data ready (SPI)	129		130	Conversions (1/f _{DATA})
t _{NDR}	Time for new data ready (Frame-Sync)	128		129	Conversions (1/f _{DATA})



FORMAT[2:0]

Data can be read from the ADS1274/78 with two interface protocols (SPI or Frame-Sync) and several options of data formats (TDM/Discrete and Fixed/Dynamic data positions). The FORMAT[2:0] inputs are used to select among the options. Table 12 lists the available options. See the *DOUT Modes* section for details of the DOUT Mode and Data Position.

Table 12. Data Output Format

FORMAT[2:0]	INTERFACE PROTOCOL	DOUT MODE	DATA POSITION
000	SPI	TDM	Dynamic
001	SPI	TDM	Fixed
010	SPI	Discrete	_
011	Frame-Sync	TDM	Dynamic
100	Frame-Sync	TDM	Fixed
101	Frame-Sync	Discrete	_
110	Modulator Mode	_	_

SERIAL INTERFACE PROTOCOLS

Data are retrieved from the ADS1274/78 using the serial interface. Two protocols are available: SPI and Frame-Sync. The same pins are used for both interfaces: SCLK, DRDY/FSYNC, DOUT[4:1] (DOUT[8:1] for ADS1278), and DIN. The FORMAT[2:0] pins select the desired interface protocol.

SPI SERIAL INTERFACE

The SPI-compatible format is a read-only interface. Data ready for retrieval are indicated by the falling DRDY output and are shifted out on the falling edge of SCLK, MSB first. The interface can be daisy-chained using the DIN input when using multiple devices. See the *Daisy-Chaining* section for more information.

NOTE: The SPI format is limited to a CLK input frequency of 27MHz, maximum. For CLK input operation above 27MHz (High-Speed mode only), use Frame-Sync format.

SCLK

The serial clock (SCLK) features a Schmitt-triggered input and shifts out data on DOUT on the falling edge. It also shifts in data on the falling edge on DIN when this pin is being used for daisy-chaining. The device shifts data out on the falling edge and the user normally shifts this data in on the rising edge.

Even though the SCLK input has hysteresis, it is recommended to keep SCLK as clean as possible to prevent glitches from accidentally shifting the data.

SCLK may be run as fast as the CLK frequency. SCLK may be either in free-running or stop-clock operation between conversions. Note that one f_{CLK} is required after the falling edge of \overline{DRDY} until the first rising edge of SCLK. For best performance, limit f_{SCLK}/f_{CLK} to ratios of 1, 1/2, 1/4, 1/8, etc. When the device is configured for modulator output, SCLK becomes the modulator clock output (see the *Modulator Output* section).

DRDY/FSYNC (SPI Format)

In the SPI format, this pin functions as the \overline{DRDY} output. It goes low when data are ready for retrieval and then returns high on the falling edge of the first subsequent SCLK. If data are not retrieved (that is, SCLK is held low), \overline{DRDY} pulses high just before the next conversion data are ready, as shown in Figure 76. The new data are loaded within one CLK cycle before \overline{DRDY} goes low. All data must be shifted out before this time to avoid being overwritten.



Figure 76. DRDY Timing with No Readback

DOUT

The conversion data are output on DOUT[4:1]/[8:1]. The MSB data are valid on DOUT[4:1]/[8:1] after DRDY goes low. Subsequent bits are shifted out with each falling edge of SCLK. If daisy-chaining, the data shifted in using DIN appear on DOUT after all channel data have been shifted out. When the device is configured for modulator output, DOUT[4:1]/[8:1] becomes the modulator data output for each channel (see the *Modulator Output* section).

DIN

This input is used when multiple ADS1274/78s are to be daisy-chained together. The DOUT1 pin of the first device connects to the DIN pin of the next, etc. It can be used with either the SPI or Frame-Sync formats. Data are shifted in on the falling edge of SCLK. When using only one ADS1274/78, tie DIN low. See the *Daisy-Chaining* section for more information.



FRAME-SYNC SERIAL INTERFACE

Frame-Sync format is similar to the interface often used on audio ADCs. It operates in slave fashion—the user must supply framing signal FSYNC (similar to the *left/right clock* on stereo audio ADCs) and the serial clock SCLK (similar to the *bit clock* on audio ADCs). The data are output MSB first or *left-justified* on the rising edge of FSYNC. When using Frame-Sync format, the FSYNC and SCLK inputs must be continuously running with the relationships shown in the Frame-Sync Timing Requirements.

SCLK

The serial clock (SCLK) features a Schmitt-triggered input and shifts out data on DOUT on the falling edge. It also shifts in data on the falling edge on DIN when this pin is being used for daisy-chaining. Even though SCLK has hysteresis, it is recommended to keep SCLK as clean as possible to prevent glitches from accidentally shifting the data. When using Frame-Sync format, SCLK must run continuously. If it is shut down, the data readback will be corrupted. The number of SCLKs within a frame period (FSYNC clock) can be any power-of-2 ratio of CLK cycles (1, 1/2, 1/4, etc), as long as the number of cycles is sufficient to shift the data output from all channels within one frame. When the device is configured for modulator output, SCLK becomes the modulator clock output (see the *Modulator Output* section).

DRDY/FSYNC (Frame-Sync Format)

In Frame-Sync format, this pin is used as the FSYNC input. The frame-sync input (FSYNC) sets the frame period, which must be the same as the data rate. The required number of f_{CLK} cycles to each FSYNC period depends on the mode selection and the CLKDIV input. Table 6 indicates the number of CLK cycles to each frame (f_{CLK}/f_{DATA}). If the FSYNC period is not the proper value, data readback will be corrupted.

DOUT

The conversion data are shifted out on DOUT[4:1]/[8:1]. The MSB data become valid on DOUT[4:1]/[8:1] after FSYNC goes high. The subsequent bits are shifted out with each falling edge of SCLK. If daisy-chaining, the data shifted in using DIN appear on DOUT[4:1]/[8:1] after all channel data have been shifted out. When the device is configured for modulator output, DOUT becomes the modulator data output (see the *Modulator Output* section).

DIN

This input is used when multiple ADS1274/78s are to be daisy-chained together. It can be used with either SPI or Frame-Sync formats. Data are shifted in on the falling edge of SCLK. When using only one ADS1274/78, tie DIN low. See the *Daisy-Chaining* section for more information.

DOUT MODES

For both SPI and Frame-Sync interface protocols, the data are shifted out either through individual channel DOUT pins, in a parallel data format (Discrete mode), or the data for all channels are shifted out, in a serial format, through a common pin, DOUT1 (TDM mode).

TDM Mode

In TDM (time-division multiplexed) data output mode, the data for all channels are shifted out, in sequence, on a single pin (DOUT1). As shown in Figure 77, the data from channel 1 are shifted out first, followed by channel 2 data, etc. After the data from the last channel are shifted out, the data from the DIN input follow. The DIN is used to daisy-chain the data output from an additional ADS1274/78 or other compatible device. Note that when all channels of the ADS1274/78 are disabled, the interface is disabled, rendering the DIN input disabled as well. When one or more channels of the device are powered down, the data format of the TDM mode can be fixed or dynamic.




Figure 77. TDM Mode (All Channels Enabled)



TDM Mode. Fixed-Position Data

In this TDM data output mode, the data position of the channels remain fixed, regardless of whether the channels are powered down. If a channel is powered down, the data are forced to zero but occupy the same position within the data stream. Figure 78 shows the data stream with channel 1 and channel 3 powered down.

TDM Mode, Dynamic Position Data

In this TDM data output mode, when a channel is powered down, the data from higher channels shift one position in the data stream to fill the vacated data slot. Figure 79 shows the data stream with channel 1 and channel 3 powered down.

Discrete Data Output Mode

In Discrete data output mode, the channel data are shifted out in parallel using individual channel data output pins DOUT[4:1]/[8:1]. After the 24th SCLK, the channel data are forced to zero. The data are also forced to zero for powered down channels. Figure 80 shows the discrete data output format.




Figure 78. TDM Mode, Fixed-Position Data (Channels 1 and 3 Shown Powered Down)




Figure 79. TDM Mode, Dynamic Position Data (Channels 1 and 3 Shown Powered Down)






Figure 80. Discrete Data Output Mode

DAISY-CHAINING

Multiple ADS1274/78s can be daisy-chained together to output data on a single pin. The DOUT1 data output pin of one device is connected to the DIN of the next device. As shown in Figure 81, the DOUT1 pin of device 1 provides the output data to a controller, and the DIN of device 2 is grounded. Figure 82 shows the data format when reading back data.

The maximum number of channels that may be daisy-chained in this way is limited by the frequency of f_{SCLK} , the mode selection, and the CLKDIV input. The frequency of f_{SCLK} must be high enough to completely shift the data out from all channels within one f_{DATA} period. Table 13 lists the maximum number of daisy-chained channels when $f_{SCLK} = f_{CLK}$.

To increase the number of data channels possible in a chain, a segmented DOUT scheme may be used, producing two data streams. Figure 83 illustrates four ADS1274/78s, with pairs of ADS1274/78s daisy-chained together. The channel data of each daisy-chained pair are shifted out in parallel and received by the processor through independent data channels.

Table 13. Maximum Channels in a Daisy-Chain $(f_{SCLK} = f_{CLK})$


MODE SELECTION	CLKDIV	MAXIMUM NUMBER OF CHANNELS			
High-Speed	1	10			
High-Resolution	1	21			
Low-Power	1	21			
Low-Power	0	10			
Low-Speed	1	106			
Low-Speed	0	21			

Whether the interface protocol is SPI or Frame-Sync, it is recommended to synchronize all devices by tying the SYNC inputs together. When synchronized in SPI protocol, it is only necessary to monitor the DRDY output of one ADS1274/78.

In Frame-Sync interface protocol, the data from all devices are ready after the rising edge of FSYNC.

Since DOUT1 and DIN are both shifted on the falling edge of SCLK, the propagation delay on DOUT1 creates a setup time on DIN. Minimize the skew in SCLK to avoid timing violations.





Note: The number of chained devices is limited by the SCLK rate and device mode.

Figure 81. Daisy-Chaining of Two Devices, SPI Protocol (FORMAT[2:0] = 000 or 001)





Figure 82. Daisy-Chain Data Format of Figure 81 (ADS1278 shown)



Note: The number of chained devices is limited by the SCLK rate and device mode.

Figure 83. Segmented DOUT Daisy-Chain, Frame-Sync Protocol (FORMAT[2:0] = 011 or 100)



POWER SUPPLIES

The ADS1274/78 has three power supplies: AVDD, DVDD, and IOVDD. AVDD is the analog supply that powers the modulator, DVDD is the digital supply that powers the digital core, and IOVDD is the digital I/O power supply. The IOVDD and DVDD power supplies can be tied together if desired (+1.8V). To achieve rated performance, it is critical that the power supplies are bypassed with $0.1\mu F$ and $10\mu F$ capacitors placed as close as possible to the supply pins. A single $10\mu F$ ceramic capacitor may be substituted in place of the two capacitors.

Figure 84 shows the start-up sequence of the ADS1274/78. At power-on, bring up the DVDD supply first, followed by IOVDD and then AVDD. Check the power-supply sequence for proper order, including the ramp rate of each supply. DVDD and IOVDD may be sequenced at the same time if the supplies are tied together. Each supply has an internal reset circuit whose outputs are summed together to generate a global power-on reset. After the supplies have exceeded the reset thresholds, 2¹⁸ f_{CLK} cycles are counted before the converter initiates the conversion process. Following the CLK cycles, the data for 129 conversions are suppressed by the ADS1274/78 to allow output of fully-settled data. In SPI protocol, DRDY is held high during this interval. In frame-sync protocol, DOUT is forced to zero. The power supplies should be applied before any analog or digital pin is driven. For consistent performance, assert SYNC after device power-on when data first appear.




Figure 84. Start-Up Sequence

MODULATOR OUTPUT

The ADS1274/78 incorporates a 6th-order, single-bit. chopper-stabilized modulator followed multi-stage digital filter that yields the conversion results. The data stream output of the modulator is available directly, bypassing the internal digital filter. The digital filter is disabled, reducing the DVDD current, as shown in Table 14. In this mode, an external digital filter implemented in an ASIC, FPGA, or similar device is required. To invoke the modulator output, tie FORMAT[2:0], as shown in Figure 85. DOUT[4:1]/[8:1] then becomes the modulator data stream outputs for each channel and SCLK becomes the modulator clock output. The DRDY/FSYNC pin becomes an unused output and can be ignored. The normal operation of the Frame-Sync and SPI interfaces is disabled, and the functionality of SCLK changes from an input to an output, as shown in Figure 85.

Table 14. Modulator Output Clock Frequencies

MODE [1:0]	CLKDIV	MODULATOR CLOCK OUTPUT (SCLK)	ADS1274 DVDD (mA)	ADS1278 DVDD (mA)
00	1	f _{CLK} /4	4.5	8
01	1	f _{CLK} /4	4.0	7
10	1	f _{CLK} /8	2.5	4
10	0	f _{CLK} /4	2.5	4
11	1	f _{CLK} /40	1.0	1
11	0	f _{CLK} /8	0.5	1




Figure 85. Modulator Output



In modulator output mode, the frequency of the modulator clock output (SCLK) depends on the mode selection of the ADS1274/78. Table 14 lists the modulator clock output frequency and DVDD current versus device mode.

Figure 86 shows the timing relationship of the modulator clock and data outputs.

The data output is a modulated 1s density data stream. When $V_{IN} = +V_{REF}$, the 1s density is approximately 80% and when $V_{IN} = -V_{REF}$, the 1s density is approximately 20%.




Figure 86. Modulator Output Timing

PIN TEST USING TEST[1:0] INPUTS

The test mode feature of the ADS1274 and ADS1278 allows continuity testing of the digital I/O pins. In this mode, the normal functions of the digital pins are disabled and routed to each other as pairs through internal logic, as shown in Table 15. The pins in the left column drive the output pins in the right column. **Note:** some of the digital input pins become outputs; these outputs must be accommodated in the design. The analog input, power supply, and ground pins all remain connected as normal. The test mode is engaged by setting the pins TEST [1:0] = 11. For normal converter operation, set TEST[1:0] = 00. Do not use '01' or '10'.

Table 15. Test Mode Pin Map (TEST[1:0] = 11)

TEST MODE PIN MAP			
INPUT PINS	OUTPUT PINS		
PWDN1	DOUT1		
PWDN2	DOUT2		
PWDN3	DOUT3		
PWDN4	DOUT4		
PWDN5	DOUT5		
PWDN6	DOUT6		
PWDN7	DOUT7		
PWDN8	DOUT8		
MODE0	DIN		
MODE1	SYNC		
FORMAT0	CLKDIV		
FORMAT1	FSYNC/DRDY		
FORMAT2	SCLK		

VCOM OUTPUT

The VCOM pin provides a voltage output equal to AVDD/2. The intended use of this output is to set the output common-mode level of the analog input drivers. The drive capability of the output is limited; therefore, the output should only be used to drive high-impedance nodes (> $1 M \Omega$). In some cases, an external buffer may be necessary. A $0.1 \mu F$ bypass capacitor is recommended to reduce noise pickup.




Figure 87. VCOM Output



APPLICATION INFORMATION

To obtain the specified performance from the ADS1274/78, the following layout and component guidelines should be considered.

- 1. Power Supplies: The device requires three power supplies for operation: DVDD, IOVDD, and AVDD. The allowed range for DVDD is 1.65V to 1.95V; the range of IOVDD is 1.65V to 3.6V; AVDD is restricted to 4.75V to 5.25V. For all supplies, use a 10µF tantalum capacitor, bypassed with a 0.1µF ceramic capacitor, placed close to the device pins. Alternatively, a single 10µF ceramic capacitor can be used. The supplies should be relatively free of noise and should not be shared with devices that produce voltage spikes (such as relays, LED display drivers, etc.). If a switching power-supply source is used, the voltage ripple should be low (less than 2mV) and the switching frequency outside the passband of the converter.
- 2. **Ground Plane:** A single ground plane connecting both AGND and DGND pins can be used. If separate digital and analog grounds are used, connect the grounds together at the converter.
- 3. **Digital Inputs:** It is recommended to source-terminate the digital inputs to the device with 50Ω series resistors. The resistors should be placed close to the driving end of digital source (oscillator, logic gates, DSP, etc.) This placement helps to reduce ringing on the digital lines (ringing may lead to degraded ADC performance).
- Analog/Digital Circuits: Place analog circuitry (input buffer, reference) and associated tracks together, keeping them away from digital circuitry (DSP, microcontroller, logic). Avoid crossing digital tracks across analog tracks to reduce noise coupling and crosstalk.

- 5. Reference Inputs: It is recommended to use a minimum $10\mu\text{F}$ tantalum with a $0.1\mu\text{F}$ ceramic capacitor directly across the reference inputs, VREFP and VREFN. The reference input should be driven by a low-impedance source. For best performance, the reference should have less than $3\mu\text{V}_{\text{RMS}}$ in-band noise. For references with noise higher than this level, external reference filtering may be necessary.
- 6. Analog Inputs: The analog input pins must be differentially to achieve specified performance. A true differential driver or transformer (ac applications) can be used for this purpose. Route the analog inputs tracks (AINP, AINN) as a pair from the buffer to the converter using short, direct tracks and away from digital tracks. A 1nF to 10nF capacitor should be used directly across the analog input pins, AINP and AINN. A low-k dielectric (such as COG or film type) should be used to maintain low THD. Capacitors from each analog input to ground can be used. They should be no larger than 1/10 the size of the difference capacitor (typically 100pF) to preserve the ac common-mode performance.
- 7. Component Placement: Place the power supply, analog input, and reference input bypass capacitors as close as possible to the device pins. This layout is particularly important for small-value ceramic capacitors. Larger (bulk) decoupling capacitors can be located farther from the device than the smaller ceramic capacitors.

Figure 88 to Figure 90 illustrate basic connections and interfaces that can be used with the ADS1274.






Figure 88. ADS1274 Basic Connection Drawing




Figure 89. Basic Differential Input Signal Interface




Figure 90. Basic Single-Ended Input Signal Interface



POWERPAD THERMALLY-ENHANCED PACKAGING

The PowerPAD concept is implemented in standard epoxy resin package material. The integrated circuit is attached to the leadframe die pad using thermally conductive epoxy. The package is molded so that the leadframe die pad is exposed at a surface of the package. This design provides an extremely low thermal resistance to the path between the IC junction and the exterior case. The external surface of the leadframe die pad is located on the printed circuit board (PCB) side of the package, allowing the

die pad to be attached to the PCB using standard flow soldering techniques. This configuration allows efficient attachment to the PCB and permits the board structure to be used as a heatsink for the package. Using a thermal pad identical in size to the die pad and vias connected to the PCB ground plane, the board designer can now implement power packaging without additional thermal hardware (for example, external heatsinks) or the need for specialized assembly instructions.

Figure 91 illustrates a cross-section view of a PowerPAD package.




Figure 91. Cross-Section View of a PowerPAD Thermally-Enhanced Package



PowerPAD PCB Layout Considerations

Figure 92 shows the recommended layer structure for thermal management when using a PowerPad package on a 4-layer PCB design. Note that the thermal pad is placed on both the top and bottom sides of the board. The ground plane is used as the heatsink, while the power plane is thermally isolated from the thermal vias.

Figure 93 shows the required thermal pad etch pattern for the HTQFP-64 package used for the ADS1274. Nine 13mil (0.33mm) thermal vias plated with 1 ounce of copper are placed within the thermal pad area for the purpose of connecting the pad to the ground plane layer. The ground plane is used as a heatsink in this application. It is very important that the thermal via diameter be no larger than 13mils in order to avoid solder wicking during the reflow process. Solder wicking results in thermal voids that reduce heat dissipation efficiency and hampers heat flow away from the IC die.

The via connections to the thermal pad and internal ground plane should be plated completely around the hole, as opposed to the typical web or spoke thermal relief connection. Plating entirely around the thermal via provides the most efficient thermal connection to the ground plane.

Additional PowerPAD Package Information

Texas Instruments publishes the PowerPAD Thermally Enhanced Package Application Report (TI literature number SLMA002), available for download at www.ti.com, that provides a more detailed discussion of PowerPAD design and layout considerations. Before attempting a board layout with the ADS1274, it is recommended that the hardware engineer and/or layout designer be familiar with the information contained in this document.




Figure 92. Recommended PCB Structure for a 4-Layer Board




Figure 93. Thermal Pad Etch and Via Pattern for the HTQFP-64 Package



Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (October, 2007) to Revision B	Page
Changed title for Figure 81	34
Changed title for Figure 83	34
Changed section title from Power-Up Sequence to Power Supplies	35
Revised paragraph describing power-up sequence	35
Changed Figure 84	35
Revised power-supply sequencing list item in Application Information section	37
Revised Figure 88 to show inverter configuration; added note (6)	38
Changes from Original (June 2007) to Revision A	Page
Deleted boundary scan from the Description column for TEST0/TEST1 rows of the ADS1274/ADS1278 Pin Descriptions table.	6
Changed the Pin Test Using TEST[1:0] Inputs section.	36





i.com 26-Mar-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ADS1274IPAPR	ACTIVE	HTQFP	PAP	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS1274IPAPRG4	ACTIVE	HTQFP	PAP	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS1274IPAPT	ACTIVE	HTQFP	PAP	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS1274IPAPTG4	ACTIVE	HTQFP	PAP	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS1278IPAPR	ACTIVE	HTQFP	PAP	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS1278IPAPRG4	ACTIVE	HTQFP	PAP	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS1278IPAPT	ACTIVE	HTQFP	PAP	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS1278IPAPTG4	ACTIVE	HTQFP	PAP	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1274IPAPR	HTQFP	PAP	64	1000	330.0	24.4	13.0	13.0	1.4	16.0	24.0	Q2
ADS1274IPAPT	HTQFP	PAP	64	250	330.0	24.4	13.0	13.0	1.4	16.0	24.0	Q2
ADS1278IPAPR	HTQFP	PAP	64	1000	330.0	24.4	13.0	13.0	1.4	16.0	24.0	Q2
ADS1278IPAPT	HTQFP	PAP	64	250	330.0	24.4	13.0	13.0	1.4	16.0	24.0	Q2





*All dimensions are nominal

7 til dillionsions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1274IPAPR	HTQFP	PAP	64	1000	346.0	346.0	41.0
ADS1274IPAPT	HTQFP	PAP	64	250	346.0	346.0	41.0
ADS1278IPAPR	HTQFP	PAP	64	1000	346.0	346.0	41.0
ADS1278IPAPT	HTQFP	PAP	64	250	346.0	346.0	41.0

PAP (S-PQFP-G64)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.






THERMAL INFORMATION

This PowerPAD $^{\mathbf{M}}$ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

PAP (S-PQFP-G64) PowerPAD™



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated