

12-Output Clock Generator with **Integrated 2.5 GHz VCO**

AD9517-1

FEATURES

Low phase noise, phase-locked loop

On-chip VCO tunes from 2.30 GHz to 2.65 GHz

External VCO/VCXO to 2.4 GHz optional

1 differential or 2 single-ended reference inputs

Reference monitoring capability

Auto and manual reference switchover/holdover modes

Autorecover from holdover

Accepts references to 250 MHz

Programmable delays in path to PFD

Digital or analog lock detect, selectable

2 pairs of 1.6 GHz LVPECL outputs

Each pair shares 1 to 32 dividers with coarse phase delay

Additive output jitter 225 fs rms

Channel-to-channel skew paired outputs <10 ps

2 pairs of 800 MHz LVDS clock outputs

Each pair shares two cascaded 1 to 32 dividers with coarse

phase delay

Additive output jitter 275 fs rms

Fine delay adjust (ΔT) on each LVDS output

Eight 250 MHz CMOS outputs (two per LVDS output)

Automatic synchronization of all outputs on power-up Manual synchronization of outputs as needed

Serial control port

48-lead LFCSP

APPLICATIONS

Low jitter, low phase noise clock distribution Clocking high speed ADCs, DACs, DDCs, DUCs, MxFEs High performance wireless transceivers High performance instrumentation **Broadband infrastructure ATE**

GENERAL DESCRIPTION

The AD9517-11 provides a multi-output clock distribution function with subpicosecond jitter performance, along with an on-chip PLL and VCO. The on-chip VCO tunes from 2.30 GHz to 2.65 GHz. Optionally, an external VCO/VCXO of up to 2.4 GHz may be used.

The AD9517-1 emphasizes low jitter and phase noise to maximize data converter performance and can benefit other applications with demanding phase noise and jitter requirements.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The AD9517-1 features four LVPECL outputs (in two pairs); four LVDS outputs (in two pairs); and eight CMOS outputs (two per LVDS output). The LVPECL outputs operate to 1.6 GHz, the LVDS outputs operate to 800 MHz, and the CMOS outputs operate to 250 MHz.

Each pair of outputs has dividers that allow both the divide ratio and coarse delay (or phase) to be set. The range of division for the LVPECL outputs is 1 to 32. The LVDS/CMOS outputs allow a range of divisions up to a maximum of 1024.

The AD9517-1 is available in a 48-lead LFCSP and can be operated from a single 3.3 V supply. An external VCO, which requires an extended voltage range, can be accommodated by connecting the charge pump supply (VCP) to 5.5 V. A separate LVPECL power supply can be from 2.375 V to 3.6 V.

The AD9517-1 is specified for operation over the industrial range of -40°C to +85°C.

¹ AD9517 is used throughout to refer to all the members of the AD9517 family. However, when AD9517-1 is used, it is referring to that specific member of the AD9517 family.

©2007 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	Clock Distribution or External VCO <1600 MHz	31
Applications1	Phase-Locked Loop (PLL)	33
General Description1	Configuration of the PLL	33
Functional Block Diagram1	Phase Frequency Detector (PFD)	33
Revision History	Charge Pump (CP)	34
Specifications4	On-Chip VCO	34
Power Supply Requirements	PLL External Loop Filter	34
PLL Characteristics	PLL Reference Inputs	34
Clock Inputs	Reference Switchover	35
Clock Outputs6	Reference Divider R	35
Timing Characteristics	VCXO/VCO Feedback Divider N: P, A, B, R	35
Clock Output Additive Phase Noise (Distribution Only; VCO	Digital Lock Detect (DLD)	37
Divider Not Used)	Analog Lock Detect (ALD)	37
Clock Output Absolute Phase Noise (Internal VCO Used) 9	Current Source Digital Lock Detect (DLD)	37
Clock Output Absolute Time Jitter (Clock Generation Using Internal VCO)10	External VCXO/VCO Clock Input (CLK/CLK)	37
Clock Output Absolute Time Jitter (Clock Cleanup Using	Holdover	38
Internal VCO)10	Manual Holdover Mode	38
Clock Output Absolute Time Jitter (Clock Generation Using	Automatic/Internal Holdover Mode	38
External VCXO)10	Frequency Status Monitors	39
Clock Output Additive Time Jitter (VCO Divider Not Used)	VCO Calibration	40
11	Clock Distribution	41
Clock Output Additive Time Jitter (VCO Divider Used) 11	Internal VCO or External CLK as Clock Source	41
Delay Block Additive Time Jitter12	CLK or VCO Direct to LVPECL Outputs	41
Serial Control Port	Clock Frequency Division	42
PD, SYNC, and RESET Pins	VCO Divider	42
LD, STATUS, REFMON Pins	Channel Dividers—LVPECL Outputs	42
Power Dissipation	Channel Dividers—LVDS/CMOS Outputs	44
Fiming Diagrams	Synchronizing the Outputs—SYNC Function	47
Absolute Maximum Ratings	Clock Outputs	49
Thermal Resistance	LVPECL Outputs: OUT0 to OUT3	49
ESD Caution 16	LVDS/CMOS Outputs: OUT4 to OUT7	50
Pin Configuration and Function Descriptions17	Reset Modes	50
Typical Performance Characteristics	Power-On Reset—Start-Up Conditions When V_{S} Is	
Ferminology	Applied	
Detailed Block Diagram26	Asynchronous Reset via the RESET Pin	50
Theory of Operation	Soft Reset via 0x00<5>	50
Operational Configurations	Power-Down Modes	50
High Frequency Clock Distribution—CLK or External	Chip Power-Down via PD	50
VCO >1600 MHz	PLL Power-Down	51
Internal VCO and Clock Distribution29	Distribution Power-Down	51

Individual Clock Output Power-Down	51
Individual Circuit Block Power-Down	51
Serial Control Port	52
Serial Control Port Pin Descriptions	52
General Operation of Serial Control Port	52
Communication Cycle—Instruction Plus Data	52
Write	52
Read	53
The Instruction Word (16 Bits)	53
MSB/LSB First Transfers	

Register Map Overview	50
Register Map Descriptions	60
Application Notes	.78
Using the AD9517 Outputs for ADC Clock Applications	.78
LVPECL Clock Distribution	.78
LVDS Clock Distribution	78
CMOS Clock Distribution	79
Outline Dimensions	80
Ordering Guide	80

REVISION HISTORY

7/07—Revision 0: Initial Version

SPECIFICATIONS

Typical (typ) is given for $V_S = V_{S_LVPECL} = 3.3 \text{ V} \pm 5\%$; $V_S \leq V_{CP} \leq 5.25 \text{ V}$; $T_A = 25^{\circ}\text{C}$; $R_{SET} = 4.12 \text{ k}\Omega$; $CP_{RSET} = 5.1 \text{ k}\Omega$, unless otherwise noted. Minimum (min) and maximum (max) values are given over full V_S and T_A (-40°C to $+85^{\circ}\text{C}$) variation.

POWER SUPPLY REQUIREMENTS

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
Vs	3.135	3.3	3.465	V	This is 3.3 V ± 5%
V_{S_LVPECL}	2.375		V_{S}	V	This is nominally 2.5 V to 3.3 V ± 5%
V_{CP}	V_S		5.25	V	This is nominally 3.3 V to 5.0 V ± 5%
RSET Pin Resistor		4.12		kΩ	Sets internal biasing currents; connect to ground
CPRSET Pin Resistor		5.1		kΩ	Sets internal CP current range, nominally 4.8 mA (CP_lsb = 600μ A); actual current can be calculated by: CP_lsb = 3.06 /CPRSET; connect to ground
BYPASS Pin Capacitor		220		nF	Bypass for internal LDO regulator; necessary for LDO stability; connect to ground

PLL CHARACTERISTICS

Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
VCO (ON-CHIP)					
Frequency Range	2300		2650	MHz	See Figure 15
VCO Gain (K _{VCO})		50		MHz/V	See Figure 10
Tuning Voltage (V₁)	0.5		V _{CP} - 0.5	V	$V_{CP} \le V_S$ when using internal VCO; outside of this range, the CP spurs may increase due to CP up/down mismatch
Frequency Pushing (Open-Loop)		1		MHz/V	
Phase Noise @ 100 kHz Offset		-105		dBc/Hz	f = 2475 MHz
Phase Noise @ 1 MHz Offset		-124		dBc/Hz	f = 2475 MHz
REFERENCE INPUTS					
Differential Mode (REFIN, REFIN)					Differential mode (can accommodate single- ended input by ac grounding undriven input)
Input Frequency	0		250	MHz	Frequencies below about 1 MHz should be dc-coupled; be careful to match V _{CM} (self-bias voltage)
Input Sensitivity		250		mV p-p	PLL figure of merit increases with increasing slew rate; see Figure 14
Self-Bias Voltage, REFIN	1.35	1.60	1.75	V	Self-bias voltage of REFIN ¹
Self-Bias Voltage, REFIN	1.30	1.50	1.60	V	Self-bias voltage of REFIN ¹
Input Resistance, REFIN	4.0	4.8	5.9	kΩ	Self-biased ¹
Input Resistance, REFIN	4.4	5.3	6.4	kΩ	Self-biased ¹
Dual Single-Ended Mode (REF1, REF2)					Two single-ended CMOS-compatible inputs
Input Frequency (AC-Coupled)	20		250	MHz	Slew rate > 50 V/μs
Input Frequency (DC-Coupled)	0		250	MHz	Slew rate > 50 V/μs; CMOS levels
Input Sensitivity (AC-Coupled)		0.8		V p-p	Should not exceed V _S p-p
Input Logic High	2.0			V	
Input Logic Low			0.8	V	
Input Current	-100		+100	μΑ	
Input Capacitance		2		pF	Each pin, REFIN/REFIN (REF1/REF2)

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
PHASE/FREQUENCY DETECTOR (PFD)					
PFD Input Frequency			100	MHz	Antibacklash pulse width = 1.3 ns, 2.9 ns
			45	MHz	Antibacklash pulse width = 6.0 ns
Antibacklash Pulse Width		1.3		ns	0x17<1:0> = 01b
		2.9		ns	0x17<1:0> = 00b; 0x17<1:0> = 11b
		6.0		ns	0x17<1:0> = 10b
CHARGE PUMP (CP)					
I _{CP} Sink/Source					Programmable
High Value		4.8		mA	With $CP_{RSET} = 5.1 \text{ k}\Omega$
Low Value		0.60		mA	
Absolute Accuracy		2.5		%	$CP_V = V_{CP}/2 V$
CP _{RSET} Range		2.7/10		kΩ	
I _{CP} High Impedance Mode Leakage		1		nA	
Sink-and-Source Current Matching		2		%	$0.5 < CP_V < V_{CP} - 0.5 V$
I _{CP} vs. CP _V		1.5		%	$0.5 < CP_V < V_{CP} - 0.5 V$
I _{CP} vs. Temperature		2		%	$CP_V = V_{CP}/2 V$
PRESCALER (PART OF N DIVIDER)					
Prescaler Input Frequency					
P = 1 FD			300	MHz	
P = 2 FD			600	MHz	
P = 3 FD			900	MHz	
P = 2 DM (2/3)			600	MHz	
P = 4 DM (4/5)			1000	MHz	
P = 8 DM (8/9)			2400	MHz	
P = 16 DM (16/17)			3000	MHz	
P = 32 DM (32/33)			3000	MHz	
Prescaler Output Frequency			300	MHz	A, B counter input frequency (prescaler input frequency divided by P)
PLL DIVIDER DELAYS					Register 0x19: R <5:3>, N <2:0>; see Table 53
000		Off			
001		330		ps	
010		440		ps	
011		550		ps	
100		660		ps	
101		770		ps	
110		880		ps	
111		990		ps	
NOISE CHARACTERISTICS					
In-Band Phase Noise of the Charge Pump/Phase Frequency Detector (In-Band Means Within the LBW of the PLL)					The PLL in-band phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20log(N) (where N is the value of the N divider)
@ 500 kHz PFD Frequency		-165		dBc/Hz	
@ 1 MHz PFD Frequency		-162		dBc/Hz	
@ 10 MHz PFD Frequency		-151		dBc/Hz	
@ 50 MHz PFD Frequency		-143		dBc/Hz	
PLL Figure of Merit (FOM)		-220		dBc/Hz	Reference slew rate > 0.25 V/ns. FOM + 10log (f _{PFD}) is an approximation of the PFD/CP in-band phase noise (in the flat region) inside the PLL loop bandwidth; when running closed loop, the phase noise, as observed at the VCO output, is increased by 20log(N)

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
PLL DIGITAL LOCK DETECT WINDOW ²					Signal available at LD, STATUS, and REFMON pins when selected by appropriate register settings
Required to Lock (Coincidence of Edges)					Selected by 0x17<1:0> and 0x18<4>
Low Range (ABP 1.3 ns, 2.9 ns)		3.5		ns	0x17<1:0> = 00b, 01b, 11b; 0x18<4> = 1b
High Range (ABP 1.3 ns, 2.9 ns)		7.5		ns	0x17<1:0> = 00b, 01b, 11b; 0x18<4> = 0b
High Range (ABP 6 ns)		3.5		ns	0x17<1:0> = 10b; 0x18<4> = 0b
To Unlock After Lock (Hysteresis) ²					
Low Range (ABP 1.3 ns, 2.9 ns)		7		ns	0x17<1:0> = 00b, 01b, 11b; 0x18<4> = 1b
High Range (ABP 1.3 ns, 2.9 ns)		15		ns	0x17<1:0> = 00b, 01b, 11b; 0x18<4> = 0b
High Range (ABP 6 ns)		11		ns	0x17<1:0> = 10b; 0x18<4> = 0b

CLOCK INPUTS

Table 3.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
CLOCK INPUTS (CLK, CLK)					Differential input
Input Frequency	O ¹		2.4	GHz	High frequency distribution (VCO divider)
	O ¹		1.6	GHz	Distribution only (VCO divider bypassed)
Input Sensitivity, Differential		150		mV p-p	Measured at 2.4 GHz; jitter performance is improved with slew rates > 1 V/ns
Input Level, Differential			2	V p-p	Larger voltage swings may turn on the protection diodes and can degrade jitter performance
Input Common-Mode Voltage, V _{CM}	1.3	1.57	1.8	٧	Self-biased; enables ac coupling
Input Common-Mode Range, V _{CMR}	1.3		1.8	V	With 200 mV p-p signal applied; dc-coupled
Input Sensitivity, Single-Ended		150		mV p-p	CLK ac-coupled; CLK ac-bypassed to RF ground
Input Resistance	3.9	4.7	5.7	kΩ	Self-biased
Input Capacitance		2		pF	

 $^{^{1}}$ Below about 1 MHz, the input should be dc-coupled. Care should be taken to match V_{CM} .

CLOCK OUTPUTS

Table 4.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
LVPECL CLOCK OUTPUTS					Termination = 50Ω to $V_s - 2 V$
OUT0, OUT1, OUT2, OUT3					Differential (OUT, OUT)
Output Frequency, Maximum	2950			MHz	Using direct to output; see Figure 25
Output High Voltage (V _{OH})	V _s – 1.12	$V_{\text{S}}-0.98$	$V_{\text{S}} - 0.84$	V	
Output Low Voltage (Vol)	V _s – 2.03	$V_{S} - 1.77$	$V_{S} - 1.49$	V	
Output Differential Voltage (VoD)	550	790	980	mV	
LVDS CLOCK OUTPUTS					Differential termination 100 Ω @ 3.5 mA
OUT4, OUT5, OUT6, OUT7					Differential (OUT, OUT)
Output Frequency			800	MHz	See Figure 26
Differential Output Voltage (VoD)	247	360	454	mV	
Delta V _{OD}			25	mV	
Output Offset Voltage (Vos)	1.125	1.24	1.375	V	
Delta Vos			25	mV	
Short-Circuit Current (I _{SA} , I _{SB})		14	24	mA	Output shorted to GND

 $^{^{1}}$ REFIN and $\overline{\text{REFIN}}$ self-bias points are offset slightly to avoid chatter on an open input condition. 2 For reliable operation of the digital lock detect, the period of the PFD frequency must be greater than the unlock-after-lock time.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
CMOS CLOCK OUTPUTS					
OUT4A, OUT4B, OUT5A, OUT5B, OUT6A, OUT6B, OUT7A, OUT7B					Single-ended; termination = 10 pF
Output Frequency			250	MHz	See Figure 27
Output Voltage High (Voн)	$V_{s} - 0.1$			V	@ 1 mA load
Output Voltage Low (Vol.)			0.1	V	@ 1 mA load

TIMING CHARACTERISTICS

Table 5.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
LVPECL					Termination = 50Ω to $V_s - 2 V$; level = 810 mV
Output Rise Time, t _{RP}		70	180	ps	20% to 80%, measured differentially
Output Fall Time, t _{FP}		70	180	ps	80% to 20%, measured differentially
PROPAGATION DELAY, tpecl, CLK-TO-LVPECL OUTPUT					
High Frequency Clock Distribution Configuration	835	995	1180	ps	See Figure 42
Clock Distribution Configuration	773	933	1090	ps	See Figure 44
Variation with Temperature		8.0		ps/°C	
OUTPUT SKEW, LVPECL OUTPUTS ¹					
LVPECL Outputs That Share the Same Divider		5	15	ps	
LVPECL Outputs on Different Dividers		13	40	ps	
All LVPECL Outputs Across Multiple Parts			220	ps	
LVDS					Termination = 100Ω differential; 3.5 mA
Output Rise Time, t _{RL}		170	350	ps	20% to 80%, measured differentially ²
Output Fall Time, t _{FL}		160	350	ps	20% to 80%, measured differentially ²
PROPAGATION DELAY, t _{LVDS} , CLK-TO-LVDS OUTPUT					Delay off on all outputs
For All Divide Values	1.4	1.8	2.1	ns	
Variation with Temperature		1.25		ps/°C	
OUTPUT SKEW, LVDS OUTPUTS ¹					Delay off on all outputs
LVDS Outputs That Share the Same Divider		6	62	ps	
LVDS Outputs on Different Dividers		25	150	ps	
All LVDS Outputs Across Multiple Parts			430	ps	
CMOS					Termination = open
Output Rise Time, t _{RC}		495	1000	ps	20% to 80%, C _{LOAD} = 10 pF
Output Fall Time, t _{FC}		475	985	ps	80% to 20%, C _{LOAD} = 10 pF
PROPAGATION DELAY, t _{CMOS} , CLK-TO-CMOS OUTPUT					Fine delay off
For All Divide Values	1.6	2.1	2.6	ns	
Variation with Temperature		2.6		ps/°C	
OUTPUT SKEW, CMOS OUTPUTS ¹					Fine delay off
CMOS Outputs That Share the Same Divider		4	66	ps	
All CMOS Outputs on Different Dividers		28	180	ps	
All CMOS Outputs Across Multiple Parts			675	ps	
DELAY ADJUST ³					LVDS and CMOS
Shortest Delay Range⁴					0xA1 (0xA4) (0xA7) (0xAA) <5:0> 101111b
Zero Scale	50	315	680	ps	0xA2 (0xA5) (0xA8) (0xAB) <5:0> 000000b
Full Scale	540	880	1180	ps	0xA2 (0xA5) (0xA8) (0xAB) <5:0> 101111b
Longest Delay Range⁴					0xA1 (0xA4) (0xA7) (0xAA) <5:0> 000000b
Zero Scale	200	570	950	ps	0xA2 (0xA5) (0xA8) (0xAB) <5:0> 000000b
Quarter Scale	1.72	2.31	2.89	ns	0xA2 (0xA5) (0xA8) (0xAB) <5:0> 001100b
Full Scale	5.7	8.0	10.1	ns	0xA2 (0xA5) (0xA8) (0xAB) <5:0> 101111b

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
Delay Variation with Temperature					
Short Delay Range⁵					
Zero Scale		0.23		ps/°C	
Full Scale		-0.02		ps/°C	
Long Delay Range⁵					
Zero Scale		0.3		ps/°C	
Full Scale		0.24		ps/°C	

CLOCK OUTPUT ADDITIVE PHASE NOISE (DISTRIBUTION ONLY; VCO DIVIDER NOT USED)

Table 6.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
CLK-TO-LVPECL ADDITIVE PHASE NOISE					Distribution section only; does not
CIV. A CIV. QUEDUT. A CIV.					include PLL and VCO
CLK = 1 GHz, OUTPUT = 1 GHz					Input slew rate > 1 V/ns
Divider = 1		100		ID // I	
@ 10 Hz Offset		-109		dBc/Hz	
@ 100 Hz Offset		-118		dBc/Hz	
@ 1 kHz Offset		-130		dBc/Hz	
@ 10 kHz Offset		-139		dBc/Hz	
@ 100 kHz Offset		-144		dBc/Hz	
@ 1 MHz Offset		-146		dBc/Hz	
@ 10 MHz Offset		-147		dBc/Hz	
@ 100 MHz Offset		-149		dBc/Hz	
CLK = 1 GHz, OUTPUT = 200 MHz					Input slew rate > 1 V/ns
Divider = 5					
@ 10 Hz Offset		-120		dBc/Hz	
@ 100 Hz Offset		-126		dBc/Hz	
@ 1 kHz Offset		-139		dBc/Hz	
@ 10 kHz Offset		-150		dBc/Hz	
@ 100 kHz Offset		-155		dBc/Hz	
@ 1 MHz Offset		-157		dBc/Hz	
>10 MHz Offset		-157		dBc/Hz	
CLK-TO-LVDS ADDITIVE PHASE NOISE					Distribution section only; does not
					include PLL and VCO
CLK = 1.6 GHz, OUTPUT = 800 MHz					Input slew rate > 1 V/ns
Divider = 2					
@ 10 Hz Offset		-103		dBc/Hz	
@ 100 Hz Offset		-110		dBc/Hz	
@ 1 kHz Offset		-120		dBc/Hz	
@ 10 kHz Offset		-127		dBc/Hz	
@ 100 kHz Offset		-133		dBc/Hz	
@ 1 MHz Offset		-138		dBc/Hz	
@ 10 MHz Offset		-147		dBc/Hz	
@ 100 MHz Offset		-149		dBc/Hz	

¹ This is the difference between any two similar delay paths while operating at the same voltage and temperature. ² Corresponding CMOS drivers set to A for noninverting, and B for inverting. ³ The maximum delay that can be used is a little less than one-half the period of the clock. A longer delay disables the output.

⁴ Incremental delay; does not include propagation delay.
⁵ All delays between zero scale and full scale can be estimated by linear interpolation.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
CLK = 1.6 GHz, OUTPUT = 400 MHz					Input slew rate > 1 V/ns
Divider = 4					
@ 10 Hz Offset		-114		dBc/Hz	
@ 100 Hz Offset		-122		dBc/Hz	
@ 1 kHz Offset		-132		dBc/Hz	
@ 10 kHz Offset		-140		dBc/Hz	
@ 100 kHz Offset		-146		dBc/Hz	
@ 1 MHz Offset		-150		dBc/Hz	
>10 MHz Offset		-155		dBc/Hz	
CLK-TO-CMOS ADDITIVE PHASE NOISE					Distribution section only; does not include PLL and VCO
CLK = 1 GHz, OUTPUT = 250 MHz					Input slew rate > 1 V/ns
Divider = 4					
@ 10 Hz Offset		-110		dBc/Hz	
@ 100 Hz Offset		-120		dBc/Hz	
@ 1 kHz Offset		-127		dBc/Hz	
@ 10 kHz Offset		-136		dBc/Hz	
@ 100 kHz Offset		-144		dBc/Hz	
@ 1 MHz Offset		-147		dBc/Hz	
>10 MHz Offset		-154		dBc/Hz	
CLK = 1 GHz, OUTPUT = 50 MHz					Input slew rate > 1 V/ns
Divider = 20					
@ 10 Hz Offset		-124		dBc/Hz	
@ 100 Hz Offset		-134		dBc/Hz	
@ 1 kHz Offset		-142		dBc/Hz	
@ 10 kHz Offset		-151		dBc/Hz	
@ 100 kHz Offset		-157		dBc/Hz	
@ 1 MHz Offset		-160		dBc/Hz	
>10 MHz Offset		-163		dBc/Hz	

CLOCK OUTPUT ABSOLUTE PHASE NOISE (INTERNAL VCO USED)

Table 7.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
LVPECL ABSOLUTE PHASE NOISE					Internal VCO; direct to LVPECL output
VCO = 2.65 GHz; OUTPUT = 2.65 GHz					
@ 1 kHz Offset		-46		dBc/Hz	
@ 10 kHz Offset		-76		dBc/Hz	
@ 100 kHz Offset		-104		dBc/Hz	
@ 1 MHz Offset		-123		dBc/Hz	
@ 10 MHz Offset		-140		dBc/Hz	
@ 40 MHz Offset		-146		dBc/Hz	
VCO = 2.475 GHz; OUTPUT = 2.475 GHz					
@ 1 kHz Offset		-47		dBc/Hz	
@ 10 kHz Offset		-77		dBc/Hz	
@ 100 kHz Offset		-105		dBc/Hz	
@ 1 MHz Offset		-124		dBc/Hz	
@ 10 MHz Offset		-141		dBc/Hz	
@ 40 MHz Offset		-146		dBc/Hz	

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
VCO = 2.3 GHz; OUTPUT = 2.3 GHz					
@ 1 kHz Offset		-54		dBc/Hz	
@ 10 kHz Offset		-78		dBc/Hz	
@ 100 kHz Offset		-106		dBc/Hz	
@ 1 MHz Offset		-125		dBc/Hz	
@ 10 MHz Offset		-141		dBc/Hz	
@ 40 MHz Offset		-146		dBc/Hz	

CLOCK OUTPUT ABSOLUTE TIME JITTER (CLOCK GENERATION USING INTERNAL VCO)

Table 8.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
LVPECL OUTPUT ABSOLUTE TIME JITTER					Application example based on a typical setup where the reference source is clean, so a wider PLL loop bandwidth is used; reference = 15.36 MHz; R = 1
VCO = 2.46 GHz; LVPECL = 491.52 MHz; PLL LBW = 55 kHz		142		fs rms	Integration BW = 200 kHz to 10 MHz
		370		fs rms	Integration BW = 12 kHz to 20 MHz
VCO = 2.46 GHz; LVPECL = 122.88 MHz; PLL LBW = 55 kHz		145		fs rms	Integration BW = 200 kHz to 10 MHz
		356		fs rms	Integration BW = 12 kHz to 20 MHz
VCO = 2.46 GHz; LVPECL = 61.44 MHz; PLL LBW = 55 kHz		195		fs rms	Integration BW = 200 kHz to 10 MHz
		402		fs rms	Integration BW = 12 kHz to 20 MHz

CLOCK OUTPUT ABSOLUTE TIME JITTER (CLOCK CLEANUP USING INTERNAL VCO)

Table 9.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
LVPECL OUTPUT ABSOLUTE TIME JITTER					Application example based on a typical setup where the reference source is jittery, so a narrower PLL loop bandwidth is used; reference = 10.0 MHz; R = 20
VCO = 2.49 GHz; LVPECL = 622.08 MHz; PLL LBW = 125 Hz		745		f _s rms	Integration BW = 12 kHz to 20 MHz
VCO = 2.49 GHz; LVPECL = 155.52 MHz; PLL LBW = 125 Hz		712		fs rms	Integration BW = 12 kHz to 20 MHz
VCO = 2.46 GHz; LVPECL = 122.88 MHz; PLL LBW = 125 Hz		700		f _s rms	Integration BW = 12 kHz to 20 MHz

CLOCK OUTPUT ABSOLUTE TIME JITTER (CLOCK GENERATION USING EXTERNAL VCXO)

Table 10.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
LVPECL OUTPUT ABSOLUTE TIME JITTER					Application example based on a typical setup using an external 245.76 MHz VCXO (Toyocom TCO-2112); reference = 15.36 MHz; R = 1
LVPECL = 245.76 MHz; PLL LBW = 125 Hz		54		f _s rms	Integration BW = 200 kHz to 5 MHz
		77		fs rms	Integration BW = 200 kHz to 10 MHz
		109		f _s rms	Integration BW = 12 kHz to 20 MHz
LVPECL = 122.88 MHz; PLL LBW = 125 Hz		79		fs rms	Integration BW = 200 kHz to 5 MHz
		114		f _s rms	Integration BW = 200 kHz to 10 MHz
		163		fs rms	Integration BW = 12 kHz to 20 MHz
LVPECL = 61.44 MHz; PLL LBW = 125 Hz		124		f _s rms	Integration BW = 200 kHz to 5 MHz
		176		fs rms	Integration BW = 200 kHz to 10 MHz
		259		f _s rms	Integration BW = 12 kHz to 20 MHz

CLOCK OUTPUT ADDITIVE TIME JITTER (VCO DIVIDER NOT USED)

Table 11.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
LVPECL OUTPUT ADDITIVE TIME JITTER					Distribution section only; does not include PLL and VCO; uses rising edge of clock signal
CLK = 622.08 MHz; LVPECL = 622.08 MHz; Divider = 1		40		fs rms	BW = 12 kHz to 20 MHz
CLK = 622.08 MHz; LVPECL = 155.52 MHz; Divider = 4		80		fs rms	BW = 12 kHz to 20 MHz
CLK = 1.6 GHz; LVPECL = 100 MHz; Divider = 16		215		f _s rms	Calculated from SNR of ADC method; DCC not used for even divides
CLK = 500 MHz; LVPECL = 100 MHz; Divider = 5		245		f _s rms	Calculated from SNR of ADC method; DCC on
LVDS OUTPUT ADDITIVE TIME JITTER					Distribution section only; does not include PLL and VCO; uses rising edge of clock signal
CLK = 1.6 GHz; LVDS = 800 MHz; Divider = 2; VCO Divider Not Used		85		fs rms	BW = 12 kHz to 20 MHz
CLK = 1 GHz; LVDS = 200 MHz; Divider = 5		113		f _s rms	BW = 12 kHz to 20 MHz
CLK = 1.6 GHz; LVDS = 100 MHz; Divider = 16		280		f _s rms	Calculated from SNR of ADC method; DCC not used for even divides
CMOS OUTPUT ADDITIVE TIME JITTER					Distribution section only; does not include PLL and VCO; uses rising edge of clock signal
CLK = 1.6 GHz; CMOS = 100 MHz; Divider = 16		365		f _s rms	Calculated from SNR of ADC method; DCC not used for even divides

CLOCK OUTPUT ADDITIVE TIME JITTER (VCO DIVIDER USED)

Table 12.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
LVPECL OUTPUT ADDITIVE TIME JITTER					Distribution section only; does not include PLL and VCO; uses rising edge of clock signal
CLK = 2.4 GHz; VCO DIV = 2; LVPECL = 100 MHz; Divider = 12; Duty-Cycle Correction = Off		210		f _s rms	Calculated from SNR of ADC method
LVDS OUTPUT ADDITIVE TIME JITTER					Distribution section only; does not include PLL and VCO; uses rising edge of clock signal
CLK = 2.4 GHz; VCO DIV = 2; LVDS = 100 MHz;		285		fs rms	Calculated from SNR of ADC method
Divider = 12; Duty-Cycle Correction = Off					
CMOS OUTPUT ADDITIVE TIME JITTER					Distribution section only; does not include PLL and VCO; uses rising edge of clock signal
CLK = 2.4 GHz; VCO DIV = 2; CMOS = 100 MHz; Divider = 12; Duty-Cycle Correction = Off		350		fs rms	Calculated from SNR of ADC method

DELAY BLOCK ADDITIVE TIME JITTER

Table 13.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DELAY BLOCK ADDITIVE TIME JITTER ¹					Incremental additive jitter
100 MHz Output					
Delay (1600 μA, 1C) Fine Adj. 000000		0.54		ps rms	
Delay (1600 μA, 1C) Fine Adj. 101111		0.60		ps rms	
Delay (800 μA, 1C) Fine Adj. 000000		0.65		ps rms	
Delay (800 μA, 1C) Fine Adj. 101111		0.85		ps rms	
Delay (800 μA, 4C) Fine Adj. 000000		0.79		ps rms	
Delay (800 μA, 4C) Fine Adj. 101111		1.2		ps rms	
Delay (400 μA, 4C) Fine Adj. 000000		1.2		ps rms	
Delay (400 μA, 4C) Fine Adj. 101111		2.0		ps rms	
Delay (200 μA, 1C) Fine Adj. 000000		1.3		ps rms	
Delay (200 μA, 1C) Fine Adj. 101111		2.5		ps rms	
Delay (200 μA, 4C) Fine Adj. 000000		1.9		ps rms	
Delay (200 μA, 4C) Fine Adj. 101111		3.8		ps rms	

¹ This value is incremental. That is, it is in addition to the jitter of the LVDS or CMOS output without the delay. To estimate the total jitter, the LVDS or CMOS output jitter should be added to this value using the root sum of squares (RSS) method.

SERIAL CONTROL PORT

Table 14.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
CS (INPUT)					CS has an internal 30 kΩ pull-up resistor
Input Logic 1 Voltage	2.0			V	
Input Logic 0 Voltage			8.0	V	
Input Logic 1 Current			3	μΑ	
Input Logic 0 Current		110		μΑ	
Input Capacitance		2		pF	
SCLK (INPUT)					SCLK has an internal 30 kΩ pull-down resistor
Input Logic 1 Voltage	2.0			V	
Input Logic 0 Voltage			8.0	V	
Input Logic 1 Current		110		μΑ	
Input Logic 0 Current			1	μΑ	
Input Capacitance		2		pF	
SDIO (WHEN INPUT)					
Input Logic 1 Voltage	2.0			V	
Input Logic 0 Voltage			8.0	V	
Input Logic 1 Current		10		nA	
Input Logic 0 Current		20		nA	
Input Capacitance		2		pF	
SDIO, SDO (OUTPUTS)					
Output Logic 1 Voltage	2.7			V	
Output Logic 0 Voltage			0.4	V	

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
TIMING					
Clock Rate (SCLK, 1/t _{SCLK})			25	MHz	
Pulse Width High, t _{HI}	16			ns	
Pulse Width Low, t _{LO}	16			ns	
SDIO to SCLK Setup, t _{DS}	2			ns	
SCLK to SDIO Hold, t _{DH}	1.1			ns	
SCLK to Valid SDIO and SDO, t _{DV}			8	ns	
\overline{CS} to SCLK Setup and Hold, t_S , t_H	2			ns	
CS Minimum Pulse Width High, tpwh	3			ns	

\overline{PD} , \overline{SYNC} , AND \overline{RESET} PINS

Table 15.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
INPUT CHARACTERISTICS					These pins each have a 30 kΩ internal pull-up resistor
Logic 1 Voltage	2.0			V	
Logic 0 Voltage			0.8	V	
Logic 1 Current		110		μΑ	
Logic 0 Current			1	μΑ	
Capacitance		2		pF	
RESET TIMING					
Pulse Width Low	50			ns	
SYNC TIMING					
Pulse Width Low	1.5			High speed clock cycles	High speed clock is CLK input signal

LD, STATUS, REFMON PINS

Table 16.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
OUTPUT CHARACTERISTICS					When selected as a digital output (CMOS); there are other modes in which these pins are not CMOS digital outputs; see Table 53, 0x17, 0x1A, and 0x1B
Output Voltage High (V _{OH})	2.7			V	
Output Voltage Low (V _{OL})			0.4	٧	
MAXIMUM TOGGLE RATE		100		MHz	Applies when mux is set to any divider or counter output or PFD up/down pulse; also applies in analog lock detect mode; usually a debug mode; beware that spurs may couple to output when any of these pins are toggling
ANALOG LOCK DETECT					
Capacitance		3		pF	On-chip capacitance; used to calculate RC time constant for analog lock detect readback; use a pull-up resistor
REF1, REF2, AND VCO FREQUENCY STATUS MONITOR					
Normal Range	1.02			MHz	Frequency above which the monitor indicates the presence of the reference
Extended Range (REF1 and REF2 Only)	8			kHz	Frequency above which the monitor indicates the presence of the reference
LD PIN COMPARATOR					
Trip Point		1.6		٧	
Hysteresis		260		mV	

POWER DISSIPATION

Table 17.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
POWER DISSIPATION, CHIP					
Power-On Default		1.0	1.2	W	No clock; no programming; default register values; does not include power dissipated in external resistors
Full Operation; CMOS Outputs at 206 MHz		1.4	2.0	W	PLL on; internal VCO = 2476 MHz; VCO divider = 2; all channel dividers on; six LVPECL outputs @ 619 MHz; eight CMOS outputs (10 pF load) @ 206 MHz; all fine delay on, maximum current; does not include power dissipated in external resistors
Full Operation; LVDS Outputs at 206 MHz		1.4	2.1	W	PLL on; internal VCO = 2476 MHz, VCO divider = 2; all channel dividers on; six LVPECL outputs @ 619 MHz; four LVDS outputs @ 206 MHz; all fine delay on, maximum current; does not include power dissipated in external resistors
PD Power-Down		75	185	mW	PD pin pulled low; does not include power dissipated in terminations
PD Power-Down, Maximum Sleep		31		mW	\overline{PD} pin pulled low; PLL power-down 0x10<1:0> = 01b; SYNC power-down 0x230<2> = 1b; REF for distribution power-down 0x230<1> = 1b
V _{CP} Supply		1.5		mW	PLL operating; typical closed-loop configuration
POWER DELTAS, INDIVIDUAL FUNCTIONS					Power delta when a function is enabled/disabled
VCO Divider		30		mW	VCO divider not used
REFIN (Differential)		20		mW	All references off to differential reference enabled
REF1, REF2 (Single-Ended)		4		mW	All references off to REF1 or REF2 enabled; differential reference not enabled
VCO		70		mW	CLK input selected to VCO selected
PLL		75		mW	PLL off to PLL on, normal operation; no reference enabled
Channel Divider		30		mW	Divider bypassed to divide-by-2 to divide-by-32
LVPECL Channel (Divider Plus Output Driver)		160		mW	No LVPECL output on to one LVPECL output on
LVPECL Driver		90		mW	Second LVPECL output turned on, same channel
LVDS Channel (Divider Plus Output Driver)		120		mW	No LVDS output on to one LVDS output on
LVDS Driver		50		mW	Second LVDS output turned on, same channel
CMOS Channel (Divider Plus Output Driver)		100		mW	Static; no CMOS output on to one CMOS output on
CMOS Driver (Second in Pair)		0		mW	Static; second CMOS output, same pair, turned on
CMOS Driver (First in Second Pair)		30		mW	Static; first output, second pair, turned on
Fine Delay Block		50		mW	Delay block off to delay block enabled; maximum current setting

TIMING DIAGRAMS




Figure 2. CLK/\overline{CLK} to Clock Output Timing, DIV = 1




Figure 3. LVPECL Timing, Differential




Figure 4. LVDS Timing, Differential




Figure 5. CMOS Timing, Single-Ended, 10 pF Load

ABSOLUTE MAXIMUM RATINGS

Table 18.

	VAC:41-	
Parameter or Pin	With Respect To	Rating
VS, VS_LVPECL	GND	-0.3 V to +3.6 V
VCP	GND	−0.3 V to +5.8 V
REFIN, REFIN	GND	$-0.3 \text{ V to V}_{\text{S}} + 0.3 \text{ V}$
REFIN	REFIN	−3.3 V to +3.3 V
RSET	GND	$-0.3 \text{ V to V}_{\text{S}} + 0.3 \text{ V}$
CPRSET	GND	$-0.3 \text{ V to V}_{\text{S}} + 0.3 \text{ V}$
CLK, CLK	GND	$-0.3 \text{ V to V}_{\text{S}} + 0.3 \text{ V}$
CLK	CLK	-1.2 V to +1.2 V
SCLK, SDIO, SDO, \overline{CS}	GND	$-0.3 \text{ V to V}_{\text{S}} + 0.3 \text{ V}$
$OUT0, \overline{OUT0}, OUT1, \overline{OUT1},$	GND	$-0.3 \text{ V to V}_{\text{S}} + 0.3 \text{ V}$
$OUT2, \overline{OUT2}, OUT3, \overline{OUT3},$		
OUT4, OUT4, OUT5, OUT5,		
OUT6, OUT6, OUT7, OUT7		
SYNC	GND	$-0.3 \text{ V to V}_{\text{S}} + 0.3 \text{ V}$
REFMON, STATUS, LD	GND	$-0.3 \text{ V to V}_{\text{S}} + 0.3 \text{ V}$
Junction Temperature ¹		150°C
Storage Temperature		−65°C to +150°C
Range		
Lead Temperature (10 sec)		300°C

¹ See Table 19 for θ_{JA} .

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

Table 19.

Package Type ¹	θја	Unit
48-Lead LFCSP	28.5	°C/W

¹ Thermal impedance measurements were taken on a 4-layer board in still air in accordance with EIA/JESD51-7.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Table 20. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	REFMON	Reference Monitor (Output). This pin has multiple selectable outputs; see Table 53 0x1B.
2	LD	Lock Detect (Output). This pin has multiple selectable outputs; see Table 53 0x1A.
3	VCP	Power Supply for Charge Pump (CP); $V_S < V_{CP} < 5.0 \text{ V}$.
4	СР	Charge Pump (Output). Connects to external loop filter.
5	STATUS	Status (Output). This pin has multiple selectable outputs; see Table 53 0x17.
6	REF_SEL	Reference Select. Selects REF1 (low) or REF2 (high). This pin has an internal 30 k Ω pull-down resistor.
7	SYNC	Manual Synchronizations and Manual Holdover. This pin initiates a manual synchronization and is also used for manual holdover. Active low. This pin has an internal 30 k Ω pull-up resistor.
8	LF	Loop Filter (Input). Connects to VCO control voltage node internally.
9	BYPASS	This pin is for bypassing the LDO to ground with a capacitor.
10, 24, 25, 30, 31, 36, 37, 43, 45	VS	3.3 V Power Pins.
11	CLK	Along with $\overline{\text{CLK}}$, this is the differential input for the clock distribution section.
12	CLK	Along with CLK, this is the differential input for the clock distribution section.
13	SCLK	Serial Control Port Data Clock Signal.
14	CS	Serial Control Port Chip Select; Active Low. This pin has an internal 30 kΩ pull-up resistor.
15	SDO	Serial Control Port Unidirectional Serial Data Out.
16	SDIO	Serial Control Port Bidirectional Serial Data In/Out.
17	RESET	Chip Reset; Active Low. This pin has an internal 30 k Ω pull-up resistor.
18	PD	Chip Power Down; Active Low. This pin has an internal 30 k Ω pull-up resistor.
21, 40	VS_LVPECL	Extended Voltage 2.5 V to 3.3 V LVPECL Power Pins.
42	OUT0	LVPECL Output; One Side of a Differential LVPECL Output.
41	OUT0	LVPECL Output; One Side of a Differential LVPECL Output.
39	OUT1	LVPECL Output; One Side of a Differential LVPECL Output.
38	OUT1	LVPECL Output; One Side of a Differential LVPECL Output.
19	OUT2	LVPECL Output; One Side of a Differential LVPECL Output.

Pin No.	Mnemonic	Description
20	OUT2	LVPECL Output; One Side of a Differential LVPECL Output.
22	OUT3	LVPECL Output; One Side of a Differential LVPECL Output.
23	OUT3	LVPECL Output; One Side of a Differential LVPECL Output.
35	OUT4 (OUT4A)	LVDS/CMOS Output; One Side of a Differential LVDS Output, or a Single-Ended CMOS Output.
34	OUT4 (OUT4B)	LVDS/CMOS Output; One Side of a Differential LVDS Output, or a Single-Ended CMOS Output.
33	OUT5 (OUT5A)	LVDS/CMOS Output; One Side of a Differential LVDS Output, or a Single-Ended CMOS Output.
32	OUT5 (OUT5B)	LVDS/CMOS Output; One Side of a Differential LVDS Output, or a Single-Ended CMOS Output.
26	OUT6 (OUT6A)	LVDS/CMOS Output; One Side of a Differential LVDS Output, or a Single-Ended CMOS Output.
27	OUT6 (OUT6B)	LVDS/CMOS Output; One Side of a Differential LVDS Output, or a Single-Ended CMOS Output.
28	OUT7 (OUT7A)	LVDS/CMOS Output; One Side of a Differential LVDS Output, or a Single-Ended CMOS Output.
29	OUT7 (OUT7B)	LVDS/CMOS Output; One Side of a Differential LVDS Output, or a Single-Ended CMOS Output.
44	RSET	Resistor connected here sets internal bias currents. Nominal value = $4.12 \text{ k}\Omega$.
46	CPRSET	Resistor connected here sets the CP current range. Nominal value = 5.1 k Ω .
47	REFIN (REF2)	Along with REFIN, this is the differential input for the PLL reference. Alternatively, this pin is a single-ended input for REF2.
48	REFIN (REF1)	Along with REFIN, this is the differential input for the PLL reference. Alternatively, this pin is a single-ended input for REF1.
EPAD	GND	Ground; External Paddle (EPAD). This is the only ground for the part.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Current vs. Frequency, Direct to Output, LVPECL Outputs




Figure 8. Current vs. Frequency—LVDS Outputs




Figure 9. Current vs. Frequency—CMOS Outputs




Figure 10. VCO K_{VCO} vs. Frequency




Figure 11. Charge Pump Characteristics @ $V_{CP} = 3.3 V$




Figure 12. Charge Pump Characteristics @ $V_{CP} = 5.0 V$




Figure 13. PFD Phase Noise Referred to PFD Input vs. PFD Frequency




Figure 14. PLL Figure of Merit (FOM) vs. Slew Rate at REFIN/REFIN




Figure 15. VCO Tuning Voltage vs. Frequency




Figure 16. PFD/CP Spurs; 122.88 MHz; PFD = 15.36 MHz; LBW = 55 kHz; I_{CP} = 4.8 mA; F_{VCO} = 2.46 GHz




Figure 17. Output Spectrum, LVPECL; 122.88 MHz; PFD = 15.36 MHz; LBW = 55 kHz; I_{CP} = 4.8 mA; F_{VCO} = 2.46 GHz




Figure 18. Output Spectrum, LVDS; 122.88 MHz; PFD = 15.36 MHz; LBW = 55 kHz; I_{CP} = 4.8 mA; F_{VCO} = 2.46 GHz




Figure 19. LVPECL Output (Differential) @ 100 MHz




Figure 20. LVPECL Output (Differential) @ 1600 MHz




Figure 21. LVDS Output (Differential) @ 100 MHz




Figure 22. LVDS Output (Differential) @ 800 MHz




Figure 23.CMOS Output @ 25 MHz




Figure 24. CMOS Output @ 250 MHz




Figure 25. LVPECL Differential Swing vs. Frequency




Figure 26. LVDS Differential Swing vs. Frequency




Figure 27. CMOS Output Swing vs. Frequency and Capacitive Load




Figure 28. Internal VCO Phase Noise (Absolute) Direct to LVPECL @ 2650 MHz




Figure 29. Internal VCO Phase Noise (Absolute) Direct to LVPECL @ 2475 MHz




Figure 30. Internal VCO Phase Noise (Absolute) Direct to LVPECL @ 2300 MHz




Figure 31. Phase Noise (Additive) LVPECL @ 245.76 MHz, Divide-by-1




Figure 32. Phase Noise (Additive) LVPECL @ 200 MHz, Divide-by-5




Figure 33. Phase Noise (Additive) LVPECL @ 1600 MHz, Divide-by-1




Figure 34. Phase Noise (Additive) LVDS @ 200 MHz, Divide-by-1




Figure 35. Phase Noise (Additive) LVDS @ 800 MHz, Divide-by-2




Figure 36. Phase Noise (Additive) CMOS @ 50 MHz, Divide-by-20




Figure 37. Phase Noise (Additive) CMOS @ 250 MHz, Divide-by-4




Figure 38. Phase Noise (Absolute) Clock Generation; Internal VCO @ 2.4576 GHz; PFD = 15.36 MHz; LBW = 55 kHz; LVPECL Output = 122.88 MHz




Figure 39. Phase Noise (Absolute) Clock Cleanup; Internal VCO @ 2.488 GHz; PFD = 19.44 MHz; LBW = 12.8 kHz; LVPECL Output = 155.52 MHz




Figure 40. Phase Noise (Absolute), External VCXO (Toyocom TCO-2112) @ 245.76 MHz; PFD = 15.36 MHz; LBW = 250 Hz; LVPECL Output = 245.76 MHz

TERMINOLOGY

Phase Jitter and Phase Noise

An ideal sine wave can be thought of as having a continuous and even progression of phase with time from 0° to 360° for each cycle. Actual signals, however, display a certain amount of variation from ideal phase progression over time. This phenomenon is called phase jitter. Although many causes can contribute to phase jitter, one major cause is random noise, which is characterized statistically as being Gaussian (normal) in distribution.

This phase jitter leads to a spreading out of the energy of the sine wave in the frequency domain, producing a continuous power spectrum. This power spectrum is usually reported as a series of values whose units are dBc/Hz at a given offset in frequency from the sine wave (carrier). The value is a ratio (expressed in dB) of the power contained within a 1 Hz bandwidth with respect to the power at the carrier frequency. For each measurement, the offset from the carrier frequency is also given.

It is meaningful to integrate the total power contained within some interval of offset frequencies (for example, 10 kHz to 10 MHz). This is called the integrated phase noise over that frequency offset interval and can be readily related to the time jitter due to the phase noise within that offset frequency interval.

Phase noise has a detrimental effect on the performance of ADCs, DACs, and RF mixers. It lowers the achievable dynamic range of the converters and mixers, although they are affected in somewhat different ways.

Time Jitter

Phase noise is a frequency domain phenomenon. In the time domain, the same effect is exhibited as time jitter. When observing a sine wave, the time of successive zero crossings varies. In a square wave, the time jitter is a displacement of the edges from their ideal (regular) times of occurrence. In both cases, the variations in timing from the ideal are the time jitter. Because these variations are random in nature, the time jitter is specified in units of seconds root mean square (rms) or 1 sigma of the Gaussian distribution.

Time jitter that occurs on a sampling clock for a DAC or an ADC decreases the signal-to-noise ratio (SNR) and dynamic range of the converter. A sampling clock with the lowest possible jitter provides the highest performance from a given converter.

Additive Phase Noise

Additive phase noise is the amount of phase noise that is attributable to the device or subsystem being measured. The phase noise of any external oscillators or clock sources is subtracted. This makes it possible to predict the degree to which the device impacts the total system phase noise when used in conjunction with the various oscillators and clock sources, each of which contributes its own phase noise to the total. In many cases, the phase noise of one element dominates the system phase noise. When there are multiple contributors to phase noise, the total is the square root of the sum of squares of the individual contributors.

Additive Time Jitter

Additive time jitter is the amount of time jitter that is attributable to the device or subsystem being measured. The time jitter of any external oscillators or clock sources is subtracted. This makes it possible to predict the degree to which the device impacts the total system time jitter when used in conjunction with the various oscillators and clock sources, each of which contributes its own time jitter to the total. In many cases, the time jitter of the external oscillators and clock sources dominates the system time jitter.

DETAILED BLOCK DIAGRAM




Figure 41. Detailed Block Diagram

THEORY OF OPERATION

OPERATIONAL CONFIGURATIONS

The AD9517 can be configured in several ways. These configurations must be set up by loading the control registers (see Table 51 and Table 52 through Table 61). Each section or function must be individually programmed by setting the appropriate bits in the corresponding control register or registers.

High Frequency Clock Distribution—CLK or External VCO > 1600 MHz

The AD9517 power-up default configuration has the PLL powered off and the routing of the input set so that the CLK/CLK input is connected to the distribution section through the VCO divider (divide-by-2/divide-by-3/divide-by-4/divide-by-5/divide-by-6). This is a distribution only mode that allows for an external input up to 2400 MHz (see Table 3). The maximum frequency that can be applied to the channel dividers is 1600 MHz; therefore, higher input frequencies must be divided down before reaching the channel dividers. This input routing can also be used for lower input frequencies, but the minimum divide is 2 before the channel dividers.

When the PLL is enabled, this routing also allows the use of the PLL with an external VCO or VCXO with a frequency less than 2400 MHz. In this configuration, the internal VCO is not used, and is powered off. The external VCO/VCXO feeds directly into the prescaler.

The register settings shown in Table 21 are the default values of these registers at power-up or after a reset operation. If the contents of the registers are altered by prior programming after power-up or reset, these registers may also be set intentionally to these values.

Table 21. Default Settings of Some PLL Registers

Register	Function
0x10<1:0> = 01b	PLL asynchronous power-down (PLL off)
0x1E0 < 2:0 > = 010b	Set VCO divider = 4
0x1E1<0> = 0b	Use the VCO divider
0x1E1<1>=0b	CLK selected as the source

When using the internal PLL with an external VCO, the PLL must be turned on.

Table 22. Settings When Using an External VCO

Register	Function
0x10 to 0x1E	PLL normal operation (PLL on)
0x1E1<1>=0b	PLL settings. Select and enable a reference
	input; set R, N (P, A, B), PFD polarity, and lc according to the intended loop configuration.
	according to the intended loop configuration.

An external VCO requires an external loop filter that must be connected between CP and the tuning pin of the VCO. This loop filter determines the loop bandwidth and stability of the PLL. Make sure to select the proper PFD polarity for the VCO being used.

Table 23. Setting the PFD Polarity

Register	Function
0x10 < 7 > = 0b	PFD polarity positive (higher control voltage produces higher frequency)
0x10 < 7 > = 1b	PFD polarity negative (higher control voltage produces lower frequency)




Figure 42. High Frequency Clock Distribution or External VCO > 1600 MHz

Internal VCO and Clock Distribution

When using the internal VCO and PLL, the VCO divider must be employed to ensure that the frequency presented to the channel dividers does not exceed its specified maximum frequency (1600 MHz, see Table 3). The internal PLL uses an external loop filter to set the loop bandwidth. The external loop filter is also crucial to the loop stability.

When using the internal VCO, it is necessary to calibrate the VCO (0x18<0>) to ensure optimal performance.

For internal VCO and clock distribution applications, the register settings shown in Table 24 should be used.

Table 24. Settings When Using Internal VCO

Register	Function
0x10 < 1:0 > = 00b	PLL normal operation (PLL on).
0x10 to 0x1E	PLL settings. Select and enable a reference input; set R, N (P, A, B), PFD polarity, and I_{CP} according to the intended loop configuration.
0x18<0> = 0, 0x232<0> = 1	Reset VCO calibration (first time after power-up, this does not have to be done, but must be done subsequently).
0x18<0> = 1, 0x232<0> = 1	Initiate VCO calibration.
0x1E0<2:0>	VCO divider set to divide-by-2, divide-by-3, divide-by-4, divide-by-5, and divide-by-6.
0x1E1<0> = 0b	Use the VCO divider as source for distribution section.
0x1E1<1>=1b	VCO selected as the source.




Figure 43. Internal VCO and Clock Distribution

Clock Distribution or External VCO < 1600 MHz

When the external clock source to be distributed or the external VCO/VCXO is <1600 MHz, a configuration that bypasses the VCO divider can be used. This only differs from the High Frequency Clock Distribution—CLK or External VCO >1600 MHz section in that the VCO divider (divide-by-2, divide-by-3, divide-by-4, divide-by-5, and divide-by-6) is bypassed. This limits the frequency of the clock source to <1600 MHz (due to the maximum input frequency allowed at the channel dividers).

Configuration and Register Settings

For clock distribution applications where the external clock is <1600 MHz, the register settings shown in Table 25 should be used.

Table 25. Settings for Clock Distribution <1600 MHz

Register	Function
0x10<1:0> = 01b	PLL asynchronous power-down (PLL off)
0x1E1<0> = 1b	Bypass the VCO divider as source for distribution section
0x1E1<1>=0b	CLK selected as the source

When using the internal PLL with an external VCO <1600 MHz, the PLL must be turned on.

Table 26. Settings for Using Internal PLL with External VCO <1600 MHz

Register	Function		
0x1E1<0> = 1b	Bypass the VCO divider as source for distribution section		
0x10<1:0> = 00b	PLL normal operation (PLL on) along with other appropriate PLL settings in 0x10 to 0x1E		

An external VCO/VCXO requires an external loop filter that must be connected between CP and the tuning pin of the VCO/VCXO. This loop filter determines the loop bandwidth and stability of the PLL. Make sure to select the proper PFD polarity for the VCO/VCXO being used.

Table 27. Setting the PFD Polarity

Register	Function
0x10 < 7 > = 0	PFD polarity positive (higher control voltage produces higher frequency)
0x10 < 7 > = 1	PFD polarity negative (higher control voltage produces lower frequency)




Figure 44. Clock Distribution or External VCO < 1600 MHz

Phase-Locked Loop (PLL)




Figure 45. PLL Functional Blocks

The AD9517 includes an on-chip PLL with an on-chip VCO. The PLL blocks can be used either with the on-chip VCO to create a complete phase-locked loop, or with an external VCO or VCXO. The PLL requires an external loop filter, which usually consists of a small number of capacitors and resistors. The configuration and components of the loop filter help to establish the loop bandwidth and stability of the operating PLL.

The AD9517 PLL is useful for generating clock frequencies from a supplied reference frequency. This includes conversion of reference frequencies to much higher frequencies for subsequent division and distribution. In addition, the PLL can be exploited to clean up jitter and phase noise on a noisy reference. The exact choices of PLL parameters and loop dynamics are application specific. The flexibility and depth of the AD9517 PLL allow the part to be tailored to function in many different applications and signal environments.

Configuration of the PLL

The AD9517 allows flexible configuration of the PLL, accommodating various reference frequencies, PFD comparison frequencies, VCO frequencies, internal or external VCO/VCXO, and loop dynamics. This is accomplished by the various settings that include the R divider, the N divider, the PFD polarity (only applicable to external VCO/VCXO), the antibacklash pulse width, the charge pump current, the selection of internal VCO or external VCO/VCXO, and the loop bandwidth. These are managed through programmable register settings (see Table 51 and Table 53) and by the design of the external loop filter.

Successful PLL operation and satisfactory PLL loop performance are highly dependent upon proper configuration of the PLL settings. The design of the external loop filter is crucial to the proper operation of the PLL. A thorough knowledge of PLL theory and design is helpful.

ADIsimCLK™ (V1.2 or later) is a free program that can help with the design and exploration of the capabilities and features of the AD9517, including the design of the PLL loop filter. It is available at www.analog.com/clocks.

Phase Frequency Detector (PFD)

The PFD takes inputs from the R counter and N counter and produces an output proportional to the phase and frequency difference between them. The PFD includes a programmable delay element that controls the width of the antibacklash pulse. This pulse ensures that there is no dead zone in the PFD transfer function and minimizes phase noise and reference spurs. The antibacklash pulse width is set by 0x17<1:0>.

An important limit to keep in mind is the maximum frequency allowed into the PFD. The maximum input frequency into the PFD is a function of the antibacklash pulse setting, as specified in the phase/frequency detector section of Table 2.

Charge Pump (CP)

The charge pump is controlled by the PFD. The PFD monitors the phase and frequency relationship between its two inputs and tells the CP to pump up or pump down to charge or discharge the integrating node (part of the loop filter). The integrated and filtered CP current is transformed into a voltage that drives the tuning node of the internal VCO through the LF pin (or the tuning pin of an external VCO) to move the VCO frequency up or down. The CP can be set (0x10<6:4>) for high impedance (allows holdover operation), for normal operation (attempts to lock the PLL loop), for pump up, or for pump down (test modes). The CP current is programmable in eight steps from (nominally) 600 μA to 4.8 mA. The exact value of the CP current LSB is set by the CP_RSET resistor, which is nominally 5.1 k Ω .

On-Chip VCO

The AD9517 includes an on-chip VCO covering the frequency range shown in Table 2. Achieving low VCO phase noise was a priority in the design of the VCO.

To tune over the wide range of frequencies covered by this VCO, ranges are used. This is largely transparent to the user but is the reason that the VCO must be calibrated when the PLL loop is first set up. The calibration procedure ensures that the VCO is operating within the correct band range for the frequency that it is asked to produce. See the VCO Calibration section for additional information.

The on-chip VCO is powered by an on-chip, low drop out (LDO), linear voltage regulator. The LDO provides some isolation of the VCO from variations in the power supply voltage level. The BYPASS pin should be connected to ground by a 220 nF capacitor to ensure stability. This LDO employs the same technology used in the anyCAP* line of regulators from Analog Devices, Inc., making it insensitive to the type of capacitor used. Driving an external load from the BYPASS pin is not supported.

PLL External Loop Filter

When using the internal VCO, the external loop filter should be referenced to the BYPASS pin for optimal noise and spurious performance. An example of an external loop filter for the PLL is shown in Figure 46. A loop filter must be calculated for each desired PLL configuration. The values of the components depend upon the VCO frequency, the Kvco, the PFD frequency, the CP current, the desired loop bandwidth, and the desired phase margin. The loop filter affects the phase noise, the loop settling time, and the loop stability. A knowledge of PLL theory is necessary for understanding the subject of loop filter design. There are tools available, such as ADIsimCLK, that can help with the calculation of a loop filter according to the application requirements.




Figure 46. Example of External Loop Filter for PLL

PLL Reference Inputs

The AD9517 features a flexible PLL reference input circuit that allows either a fully differential input or two separate single-ended inputs. The input frequency range for the reference inputs is specified in Table 2. Both the differential and the single-ended inputs are self-biased, allowing for easy ac coupling of input signals.

The differential input and the single-ended inputs share the two pins, REFIN (REF1)/REFIN (REF2). The desired reference input type is selected and controlled by 0x1C (see Table 51 and Table 53).

When the differential reference input is selected, the self-bias level of the two sides is offset slightly (\sim 100 mV, see Table 2) to prevent chattering of the input buffer when the reference is slow or missing. This increases the voltage swing required of the driver and overcomes the offset.

The single-ended inputs can be driven by either a dc-coupled CMOS level signal or an ac-coupled sine wave or square wave. Each single-ended input can be independently powered down when not needed to increase isolation and reduce power. Either a differential or a single-ended reference must be specifically enabled. All PLL reference inputs are off by default.

The differential reference input is powered down whenever the PLL is powered down or when the differential reference input is not selected. The single-ended buffers power down when the PLL is powered down and when their individual power-down registers are set. When the differential mode is selected, the single-ended inputs are powered down.

In differential mode, the reference input pins are internally self-biased so that they can be ac-coupled via capacitors. It is possible to dc couple to these inputs. If the differential REFIN is driven by a single-ended signal, the unused side (\overline{REFIN}) should be decoupled via a suitable capacitor to a quiet ground. Figure 47 shows the equivalent circuit of REFIN.




Figure 47. REFIN Equivalent Circuit

Reference Switchover

The AD9517 supports dual single-ended CMOS inputs, as well as a single differential reference input. In the dual single-ended reference mode, the AD9517 supports automatic and manual PLL reference clock switching between REF1 (on Pin REFIN) and REF2 (on Pin REFIN). This feature supports networking and other applications that require redundant references. When using reference switchover, the single-ended reference inputs should be dc-coupled CMOS levels and never be allowed to go to high impedance. If these inputs are allowed to go to high impedance, noise may cause the buffer to chatter, causing a false detection of the presence of a reference.

There are several configurable modes of reference switchover. The switchover can be performed manually or automatically. The manual switchover is done either through a register setting (0x1D) or by using the REF_SEL pin. The automatic switchover occurs when REF1 disappears. There is also a switchover deglitch feature that ensures that the PLL does not receive rising edges that are far out of alignment with the newly selected reference.

There are two reference automatic switchover modes (0x1C):

- Prefer REF1: Switch from REF1 to REF2 when REF1 disappears. Return to REF1 from REF2 when REF1 returns.
- Stay on REF2: Automatically switch to REF2 if REF1 disappears, but do not switch back to REF1 if it reappears. The reference can be set back to REF1 manually at an appropriate time.

In automatic mode, REF1 is monitored by REF2. If REF1 disappears (two consecutive falling edges of REF2 without an edge transition on REF1), REF1 is considered missing. Upon the next subsequent rising edge of REF2, REF2 is used as the reference clock to the PLL. If 0x1C<3>=0b (default), when REF1 returns (four rising edges of REF1 without two falling edges of REF2 between the REF1 edges), the PLL reference switches back to REF1. If 0x1C<3>=1b, the user can control when to switch back to REF1. This is done by programming the part to manual reference select mode (0x1C<4>=0b) and by ensuring that the registers and/or REF_SEL pin are set to select the desired reference. Automatic mode can be re-enabled when REF1 is reselected.

Manual switchover requires the presence of a clock on the reference input that is being switched to or that the deglitching feature be disabled (0x1C<7>).

Reference Divider R

The reference inputs are routed to the reference divider, R. R (a 14-bit counter) can be set to any value from 0 to 16383 by writing to 0x11 and 0x12. (Both R = 0 and R = 1 give divide-by-1.) The output of the R divider goes to one of the PFD inputs to be compared with the VCO frequency divided by the N divider. The frequency applied to the PFD must not exceed the maximum allowable frequency, which depends on the antibacklash pulse setting (see Table 2).

The R counter has its own reset. The R counter can be reset using the shared reset bit of the R, A, and B counters. It can also be reset by a SYNC operation.

VCXO/VCO Feedback Divider N: P, A, B, R

The N divider is a combination of a prescaler (P) and two counters, A and B. The total divider value is

$$N = (P \times B) + A$$

where *P* can be 2, 4, 8, 16, or 32.

Prescaler

The prescaler of the AD9517 allows for two modes of operation: a fixed divide (FD) mode of 1, 2, or 3, and dual modulus (DM) mode where the prescaler divides by P and (P + 1) {2 and 3, 4 and 5, 8 and 9, 16 and 17, or 32 and 33}. The prescaler modes of operation are given in Table 53, 0x16<2:0>. Not all modes are available at all frequencies (see Table 2).

When operating the AD9517 in dual modulus mode (P//P + 1), the equation used to relate input reference frequency to VCO output frequency is

$$f_{VCO} = (f_{REF}/R) \times (P \times B + A) = f_{REF} \times N/R$$

However, when operating the prescaler in FD mode 1, 2, or 3, the A counter is not used (A = 0) and the equation simplifies to

$$f_{VCO} = (f_{REF}/R) \times (P \times B) = f_{REF} \times N/R$$

When A = 0, the divide is a fixed divide of P = 2, 4, 8, 16, or 32, in which case the previous equation also applies.

By using combinations of DM and FD modes, the AD9517 can achieve values of N all the way down to N=1. Table 28 shows how a 10 MHz reference input may be locked to any integer multiple of N.

Note that the same value of N may be derived in different ways, as illustrated by the case of N=12. The user may choose a fixed divide mode P=2 with B=6, or use the dual modulus mode 2/3 with A=0, B=6, or use the dual modulus mode 4/5 with A=0, B=3.

A and B Counters

The AD9517 B counter can be bypassed (B = 1). This B counter bypass mode is only valid when using the prescaler in FD mode. When A = 0, the divide is a fixed divide of P = 2, 4, 8, 16, or 32.

Unlike the R counter, an A = 0 is actually a zero. The B counter must be ≥ 3 or bypassed.

The maximum input frequency to the A/B counter is reflected in the maximum prescaler output frequency specified in Table 2. This is the prescaler input frequency (VCO or CLK) divided by P.

Although manual reset is not normally required, the A/B counters have their own reset bit. A and B counters can be reset using the shared reset bit of the R, A, and B counters. They may also be reset through a SYNC operation.

R, A, and B Counters: SYNC Pin Reset

The R, A and B counters may also be reset simultaneously through the $\overline{\text{SYNC}}$ pin. This function is controlled by 0x19<7:6> (see Table 53). The $\overline{\text{SYNC}}$ pin reset is disabled by default.

R and N Divider Delays

Both the R and N dividers feature a programmable delay cell. These delays may be enabled to allow adjustment of the phase relationship between the PLL reference clock and the VCO or CLK. Each delay is controlled by three bits. The total delay range is about 1 ns. See 0x19 in Table 53.

Table 28. How a 10 MHz Reference Input May Be Locked to Any Integer Multiple of N

FREF	R	P	Α	В	N	FVCO	Mode	Notes
10	1	1	Х	1	1	10	FD	P = 1, B = 1 (bypassed)
10	1	2	Х	1	2	20	FD	P = 2, $B = 1$ (bypassed)
10	1	1	Х	3	3	30	FD	P = 1, B = 3
10	1	1	Х	4	4	40	FD	P = 1, B = 4
10	1	1	Х	5	5	50	FD	P = 1, B = 5
10	1	2	Х	3	6	60	FD	P = 2, B = 3
10	1	2	0	3	6	60	DM	P and P + 1 = 2 and 3, A = 0, B = 3
10	1	2	1	3	7	70	DM	P and P + 1 = 2 and 3, A = 1, B = 3
10	1	2	2	3	8	80	DM	P and P + 1 = 2 and 3, A = 2, B = 3
10	1	2	1	4	9	90	DM	P and P + 1 = 2 and 3, A = 1, B = 4
10	1	2	Х	5	10	100	FD	P = 2, B = 5
10	1	2	0	5	10	100	DM	P and P + 1 = 2 and 3, A = 0, B = 5
10	1	2	1	5	11	110	DM	P and P + 1 = 2 and 3, A = 1, B = 5
10	1	2	Х	6	12	120	FD	P = 2, B = 6
10	1	2	0	6	12	120	DM	P and P + 1 = 2 and 3, A = 0, B = 6
10	1	4	0	3	12	120	DM	P and P + 1 = 4 and 5, A = 0, B = 3
10	1	4	1	3	13	130	DM	P and P + 1 = 4 and 5, A = 1, B = 3

DIGITAL LOCK DETECT (DLD)

By selecting the proper output through the mux on each pin, the DLD function is available at the LD, STATUS, and REFMON pins. The DLD circuit indicates a lock when the time difference of the rising edges at the PFD inputs is less than a specified value (the lock threshold). The loss of a lock is indicated when the time difference exceeds a specified value (the unlock threshold). Note that the unlock threshold is wider than the lock threshold, which allows some phase error in excess of the lock window to occur without chattering on the lock indicator.

The lock detect window timing depends on three settings: the DLD window bit (0x18<4>), the antibacklash pulse width setting (0x17<1:0>, see Table 2), and the lock detect counter (0x18<6:5>). A lock is not indicated until there is a programmable number of consecutive PFD cycles with a time difference less than the lock detect threshold. The lock detect circuit continues to indicate a lock until a time difference greater than the unlock threshold occurs on a single subsequent cycle. For the lock detect to work properly, the period of the PFD frequency must be greater than the unlock threshold. The number of consecutive PFD cycles required for lock is programmable (0x18<6:5>).

Analog Lock Detect (ALD)

The AD9517 provides an ALD function that may be selected for use at the LD pin. There are two versions of ALD:

- N-channel open-drain lock detect. This signal requires a pull-up resistor to the positive supply, VS. The output is normally high with short, low-going pulses. Lock is indicated by the minimum duty cycle of the low-going pulses.
- P-channel open-drain lock detect. This signal requires a pull-down resistor to GND. The output is normally low with short, high-going pulses. Lock is indicated by the minimum duty cycle of the high-going pulses.

The analog lock detect function requires an R-C filter to provide a logic level indicating lock/unlock.




Figure 48. Example of Analog Lock Detect Filter, Using an N-Channel Open-Drain Driver

Current Source Digital Lock Detect (DLD)

During the PLL locking sequence, it is normal for the DLD signal to toggle a number of times before remaining steady when the PLL is completely locked and stable. There may be applications where it is desirable to have DLD asserted only after the PLL is solidly locked. This is possible by using the current source lock detect function. This function is set by selecting it as the output from the LD pin control (0x1A<5:0>).

The current source lock detect provides a current of $110~\mu A$ when DLD is true and shorts to ground when DLD is false. If a capacitor is connected to the LD pin, it charges at a rate determined by the current source during the DLD true time but is discharged nearly instantly when DLD is false. By monitoring the voltage at the LD pin (top of the capacitor), it is only possible to get a Logic High level after the DLD has been true for a sufficiently long time. Any momentary DLD false resets the charging. By selecting a properly sized capacitor, it is possible to delay a lock detect indication until the PLL is stably locked, and the lock detect does not chatter.

The voltage on the capacitor can be sensed by an external comparator connected to the LD pin. However, there is an internal LD pin comparator that can be read at the REFMON pin control (0x1B<4:0>) or the STATUS pin control (0x17<7:2>) as an active high signal. It is also available as an active low signal (REFMON, 0x1B<4:0> and STATUS, 0x17<7:2>). The internal LD pin comparator trip point and hysteresis are given in Table 16.




Figure 49. Current Source Lock Detect

External VCXO/VCO Clock Input (CLK/CLK)

CLK is a differential input that can be used as an input to drive the AD9517 clock distribution section. This input can receive up to 2.4 GHz. The pins are internally self-biased, and the input signal should be ac-coupled via capacitors.




Figure 50. CLK Equivalent Input Circuit

The CLK/CLK input can be used either as a distribution only input (with the PLL off), or as a feedback input for an external VCO/VCXO using the internal PLL when the internal VCO is not used. The CLK/CLK input can be used for frequencies up to 2.4 GHz.

Holdover

The AD9517 PLL has a holdover function. Holdover is implemented by putting the charge pump into a high impedance state. This is useful when the PLL reference clock is lost. Holdover mode allows the VCO to maintain a relatively constant frequency even though there is no reference clock. Without this function, the charge pump is placed into a constant pump-up or pump-down state resulting in a massive VCO frequency shift. Because the charge pump is placed in a high impedance state, any leakage that occurs at the charge pump output or the VCO tuning node causes a drift of the VCO frequency. This can be mitigated by using a loop filter that contains a large capacitive component because this drift is limited by the current leakage induced slew rate (ILEAK/C) of the VCO control voltage.

Both a manual holdover, using the \overline{SYNC} pin, and an automatic holdover mode are provided. To use either function, the holdover function must be enabled (0x1D<0> and 0x1D<2>).

[Note that the VCO cannot be calibrated with the holdover enabled because the holdover resets the N divider during calibration, which prevents proper calibration. Disable holdover before issuing a VCO calibration.]

Manual Holdover Mode

A manual holdover mode can be enabled that allows the user to place the charge pump into a high impedance state when the \overline{SYNC} pin is asserted low. This operation is edge sensitive, not level sensitive. The charge pump enters a high impedance state immediately. To take the charge pump out of a high impedance state take the \overline{SYNC} pin high. The charge pump then leaves high impedance state synchronously with the next PFD rising edge from the reference clock. This prevents extraneous charge pump events from occurring during the time between \overline{SYNC} going high and the next PFD event. This also means that the charge pump stays in a high impedance state as long as there is no reference clock present.

The B-counter (in the N divider) is reset synchronously with the charge pump leaving the high impedance state on the reference path PFD event. This helps align the edges out of the R and N dividers for faster settling of the PLL. Because the prescaler is not reset, this feature works best when the B and R numbers are close because this results in a smaller phase difference for the loop to settle out.

When using this mode, the channel dividers should be set to ignore the \overline{SYNC} pin (at least after an initial \overline{SYNC} event). If the dividers are not set to ignore the \overline{SYNC} pin, any time \overline{SYNC} is taken low to put the part into holdover the distribution outputs turn off.

Automatic/Internal Holdover Mode

When enabled, this function automatically puts the charge pump into a high impedance state when the loop loses lock. The assumption is that the only reason the loop loses lock is due to the PLL losing the reference clock; therefore, the holdover function puts the charge pump into a high impedance state to maintain the VCO frequency as close as possible to the original frequency before the reference clock disappears.

A flow chart of the automatic/internal holdover function operation is shown in Figure 51.




Figure 51. Flow Chart of Automatic/Internal Holdover Mode

The holdover function senses the logic level of the LD pin as a condition to enter holdover. The signal at LD can be from the DLD, ALD, or current source LD mode. It is possible to disable the LD comparator (0x1D<3>), which causes the holdover function to always sense LD as high. If DLD is used, it is possible for the DLD signal to chatter some while the PLL is reacquiring lock. The holdover function may retrigger, thereby preventing the holdover mode from terminating. Use of the current source lock detect mode is recommended to avoid this situation (see the Current Source Digital Lock Detect section).

Once in holdover mode, the charge pump stays in a high impedance state as long as there is no reference clock present.

As in the external holdover mode, the B counter (in the N divider) is reset synchronously with the charge pump leaving high impedance state on the reference path PFD event. This helps to align the edges out of the R and N dividers for faster settling of the PLL and to reduce frequency errors during settling. Because the prescaler is not reset, this feature works best when the B and R numbers are close, resulting in a smaller phase difference for the loop to settle out.

After leaving holdover, the loop then reacquires lock and the LD pin must charge (if 0x1D<3>=1) before it can re-enter holdover (CP high impedance).

The holdover function always responds to the state of the currently selected reference (0x1C). If the loop loses lock during a reference switchover (see the Reference Switchover section), holdover is triggered briefly until the next reference clock edge at the PFD.

The following registers affect the automatic/internal holdover function:

- 0x18<6:5>—lock detect counter. This changes how many
 consecutive PFD cycles with edges inside the lock detect
 window are required for the DLD indicator to indicate lock.
 This impacts the time required before the LD pin can begin
 to charge as well as the delay from the end of a holdover
 event until the holdover function can be re-engaged.
- 0x18<3>—disable digital lock detect. This bit must be set to a 0 to enable the DLD circuit. Automatic/internal holdover does not operate correctly without the DLD function enabled.
- 0x1A<5:0>—LD pin control. Set this to 000100b to put it in the current source lock detect mode if using the LD pin comparator. Load the LD pin with a capacitor of an appropriate value.
- 0x1D<3>—enable LD pin comparator. 1 = enable; 0 = disable.
 When disabled, the holdover function always senses the LD pin as high.
- 0x1D<1>—enable external holdover control.
- 0x1D<0> and 0x1D<2>—holdover enable. If holdover is disabled, both external and automatic/internal holdover are disabled.

For example, to use automatic holdover with:

- Automatic reference switchover, prefer REF1.
- Digital lock detect: five PFD cycles, high range window.
- Automatic holdover using the LD pin comparator.

The following registers are set (in addition to the normal PLL registers):

- 0x18 < 6:5 > = 00b; lock detect counter = five cycles.
- 0x18 < 4 > = 0b; lock detect window = high range.
- 0x18<3> = 0b; DLD normal operation.
- 0x1A<5:0> = 000100b; current source lock detect mode.
- 0x1C<4> = 1b; automatic reference switchover enabled.
- 0x1C < 3 > = 0b; prefer REF1.
- 0x1C<2:1> = 11b; enable REF1 and REF2 input buffers.
- 0x1D<3> = 1b; enable LD pin comparator.
- 0x1D<2> = 1b; enable the holdover function.
- 0x1D<1> = 0b; use internal/automatic holdover mode.
- 0x1D<0> = 1b; enable the holdover function.

Frequency Status Monitors

The AD9517 contains three frequency status monitors that are used to indicate if the PLL reference (or references in the case of single-ended mode) and the VCO have fallen below a threshold frequency. A diagram showing their location in the PLL is shown in Figure 52.

The PLL reference monitors have two threshold frequencies: normal and extended (see Table 16). The reference frequency monitor thresholds are selected in 0x1F.




Figure 52. Reference and VCO Status Monitors

VCO Calibration

The AD9517 on-chip VCO must be calibrated to ensure proper operation over process and temperature. The VCO calibration is controlled by a calibration controller running off a divided REFIN clock. The calibration requires that the PLL be set up properly to lock the PLL loop and that the REFIN clock be present. During the first initialization after a power-up or a reset of the AD9517, a VCO calibration sequence is initiated by setting 0x18<0> = 1b. This can be done as part of the initial setup before executing an update registers (0x232<0> = 1b). Subsequent to the initial setup, a VCO calibration sequence is initiated by resetting 0x18<0> = 0b, executing an update registers operation, setting 0x18<0> = 1b, and executing another update registers operation. A readback bit (0x1F<6>) indicates when a VCO calibration is finished by returning a logic true (that is, 1b).

The sequence of operations for the VCO calibration is:

- Program the PLL registers to the proper values for the PLL loop.
- For the initial setting of the registers after a power-up or reset, initiate VCO calibration by setting 0x18<0> = 1b.
 Subsequently, whenever a calibration is desired, set 0x18<0> = 0b, update registers, and set 0x18<0> = 1b, update registers.
- A SYNC operation is initiated internally, causing the outputs to go to a static state determined by normal SYNC function operation.
- VCO calibrates to the desired setting for the requested VCO frequency.
- Internally, the SYNC signal is released, allowing outputs to continue clocking.
- PLL loop is closed.
- · PLL locks.

A SYNC is executed during the VCO calibration; therefore, the outputs of the AD9517 are held static during the calibration, which prevents unwanted frequencies from being produced. However, at the end of a VCO calibration, the outputs may resume clocking before the PLL loop is completely settled.

The VCO calibration clock divider is set as shown in Table 53 (0x18<2:1>).

The calibration divider divides the PFD frequency (reference frequency divided by R) down to the calibration clock. The calibration occurs at the PFD frequency divided by the calibration divider setting. Lower VCO calibration clock frequencies result in longer times for a calibration to be completed.

The VCO calibration clock frequency is given by

$$f_{CAL_CLOCK} = f_{REFIN}/(R \times cal_div)$$

where:

 f_{REFIN} is the frequency of the REFIN signal.

R is the value of the R divider.

cal_div is the division set for the VCO calibration divider (0x18<2:1>).

The VCO calibration takes 4400 calibration clock cycles. Therefore, the VCO calibration time in PLL reference clock cycles is given by

Time to Calibrate VCO =

4400 × R × cal_div PLL Reference Clock Cycles

Table 29. Example Time to Complete a VCO Calibration with Different f_{REFIN} Frequencies

f _{REFIN} (MHz)	(MHz) R Divider PFD		Time to Calibrate VCO
100	1	100 MHz	88 µs
10	10	1 MHz	8.8 ms
10	100	100 kHz	88 ms

VCO calibration must be manually initiated. This allows for flexibility in deciding what order to program registers and when to initiate a calibration, instead of having it happen every time certain PLL registers have their values change. For example, this allows for the VCO frequency to be changed by small amounts without having an automatic calibration occur each time; this should be done with caution and only when the user knows the VCO control voltage is not going to exceed the nominal best performance limits. For example, a few 100 kHz steps are fine, but a few MHz might not be. Additionally, because the calibration procedure results in rapid changes in the VCO frequency, the distribution section is automatically placed in SYNC until the calibration is finished. Therefore, this temporary loss of outputs must be expected.

A VCO calibration should be initiated under the following conditions:

- After changing any of the PLL R, P, B, and A divider settings, or after a change in the PLL reference clock frequency. This, in effect, means any time a PLL register or reference clock is changed such that a different VCO frequency results.
- Whenever system calibration is desired. The VCO is designed
 to operate properly over extremes of temperatures even when
 it is first calibrated at the opposite extreme. However, a VCO
 calibration can be initiated at any time, if desired.

CLOCK DISTRIBUTION

A clock channel consists of a pair (or double pair, in the case of CMOS) of outputs that share a common divider. A clock output consists of the drivers that connect to the output pins. The clock outputs have either LVPECL or LVDS/CMOS signal levels at the pins.

The AD9517 has four clock channels: two channels are LVPECL (four outputs); two channels are LVDS/CMOS (up to four LVDS outputs or up to eight CMOS outputs).

Each channel has its own programmable divider that divides the clock frequency applied to its input. The LVPECL channel dividers contain a divider that can divide by any integer from 1 to 32. Each LVDS/CMOS channel divider contains two cascaded dividers that can be set to divide by any integer from 1 to 32. The total division of the channel is the product of the divide value of the two cascaded dividers. This allows divide values of $(1 \text{ to } 32) \times (1 \text{ to } 32)$, or up to 1024 (notice that this is not all values from 1 to 1024 but only the set of numbers that are the product of the two dividers).

Because the internal VCO frequency is above the maximum channel divider input frequency (1600 MHz), the VCO divider must be used after the on-chip VCO. The VCO divider can be set to divide by 2, 3, 4, 5, or 6. External clock signals connected to the CLK input also require the VCO divider if the frequency of the signal is greater than 1600 MHz.

The channel dividers allow for a selection of various duty cycles, depending on the currently set division. That is, for any specific division, D, the output of the divider can be set to high for N+1 input clock cycles and low for M+1 input clock cycles (where D=N+M+2). For example, a divide-by-5 can be high for one divider input cycle and low for four cycles, or a divide-by-5 can be high for three divider input cycles and low for two cycles. Other combinations are also possible.

The channel dividers include a duty-cycle correction function that can be disabled. In contrast to the selectable duty cycle just described, this function can correct a non-50% duty cycle caused by an odd division. However, this requires that the division be set by M=N+1.

In addition, the channel dividers allow a coarse phase offset or delay to be set. Depending on the division selected, the output can be delayed by up to 31 input clock cycles. The divider outputs can also be set to start high or to start low.

Internal VCO or External CLK as Clock Source

The clock distribution of the AD9517 has two clock input sources: an internal VCO and an external clock connected to the CLK/CLK pins. Either the internal VCO or CLK must be chosen as the source of the clock signal to distribute. When the internal VCO is selected as the source, the VCO divider must be used. When CLK is selected as the source, it is not necessary to use the VCO divider if the CLK frequency is less than the maximum channel divider input frequency (1600 MHz); otherwise, the VCO divider must be used to reduce the frequency to one acceptable by the channel dividers. Table 30 shows how the VCO, CLK, and VCO divider are selected. 0x1E1<1:0> selects the channel divider source and determines whether the VCO divider is used. It is not possible to select the VCO without using the VCO divider.

Table 30. Selecting VCO or CLK as Source for Channel Divider and Whether VCO Divider Is Used

0x1E1			
<1>	<0>	Channel Divider Source	VCO Divider
0	0	CLK	Used
0	1	CLK	Not used
1	0	VCO	Used
1	1	Not allowed	Not allowed

CLK or VCO Direct to LVPECL Outputs

It is possible to connect either the internal VCO or the CLK (whichever is selected as the input to the VCO divider) directly to the LVPECL outputs, OUT0 to OUT3. This configuration can pass frequencies up to the maximum frequency of the VCO directly to the LVPECL outputs. The LVPECL outputs may not be able to provide a full voltage swing at the highest frequencies.

To connect the LVPECL outputs directly to the internal VCO or CLK, the VCO divider must be selected as the source to the distribution section, even if no channel uses it.

Either the internal VCO or the CLK can be selected as the source for the direct-to-output routing.

Table 31. Settings for Routing VCO Divider Input Directly to LVPECL Outputs

Register Setting	Selection
0x1E1<1:0> = 00b	CLK is the source; VCO divider selected
0x1E1<1:0> = 10b	VCO is the source; VCO divider selected
0x192 < 1 > = 1b	Direct to output (OUT0, OUT1)
0x198 < 1 > = 1b	Direct to output (OUT2, OUT3)

Clock Frequency Division

The total frequency division is a combination of the VCO divider (when used) and the channel divider. When the VCO divider is used, the total division from the VCO or CLK to the output is the product of the VCO divider (2, 3, 4, 5, and 6) and the division of the channel divider. Table 32 and Table 33 indicate how the frequency division for a channel is set. For the LVPECL outputs, there is only one divider per channel. For the LVDS/CMOS outputs, there are two dividers (X.1, X.2) cascaded per channel.

Table 32. Frequency Division for Divider 0 and Divider 1

CLK or VCO Selected	VCO Divider	Channel Divider	Direct to Output	Frequency Division
CLK/VCO	2 to 6	1 (bypassed)	Yes	1
CLK/VCO	2 to 6	1 (bypassed)	No	$(2 \text{ to } 6) \times (1)$
CLK/VCO	2 to 6	2 to 32	No	(2 to 6) × (2 to 32)
CLK	Not used	1 (bypassed)	No	1
CLK	Not used	2 to 32	No	2 to 32

Table 33. Frequency Division for Divider 2 and Divider 3

CLK or VCO	vco	Channel Divider		Frequency
Selected	Divider	X.1	X.2	Division
CLK/VCO	2 to 6	1 (bypassed)	1 (bypassed)	(2 to 6) × (1) × (1)
CLK/VCO	2 to 6	2 to 32	1 (bypassed)	$(2 \text{ to } 6) \times (2 \text{ to } 32) \times (1)$
CLK/VCO	2 to 6	2 to 32	2 to 32	(2 to 6) × (2 to 32) × (2 to 32)
CLK	Not used	1	1	1
CLK	Not used	2 to 32	1	$(2 \text{ to } 32) \times (1)$
CLK	Not used	2 to 32	2 to 32	2 to 32 × (2 to 32)

The channel dividers feeding the LVPECL output drivers contain one 2-to-32 frequency divider. This divider provides for division by 1 to 32. Division by 1 is accomplished by bypassing the divider. The dividers also provide for a programmable duty cycle, with optional duty-cycle correction when the divide ratio is odd. A phase offset or delay in increments of the input clock cycle is selectable. The channel dividers operate with a signal at their inputs up to 1600 MHz. The features and settings of the dividers are selected by programming the appropriate setup and control registers (see Table 51 through Table 61).

VCO Divider

The VCO divider provides frequency division between the internal VCO or the external CLK input and the clock distribution channel dividers. The VCO divider can be set to divide by 2, 3, 4, 5, or 6 (see Table 59, 0x1E0<2:0>).

Channel Dividers—LVPECL Outputs

Each pair of LVPECL outputs is driven by a channel divider. There are two channel dividers (0, 1) driving four LVPECL outputs (OUT0 to OUT3). Table 34 gives the register locations used for setting the division and other functions of these dividers. The division is set by the values of M and N. The divider can be bypassed (equivalent to divide-by-1, divider circuit is powered down) by setting the bypass bit. The duty-cycle correction can be enabled or disabled according to the setting of the DCCOFF bits.

Table 34. Setting D_x for Divider 0 and Divider 1

Divider	Low Cycles M	High Cycles N	Bypass	DCCOFF
0	0x190<7:4>	0x190<3:0>	0x191<7>	0x192<0>
1	0x196<7:4>	0x196<3:0>	0x197<7>	0x198<0>

Channel Frequency Division (0, 1)

For each channel (where the channel number is x: 0, 1), the frequency division, D_x , is set by the values of M and N (four bits each, representing Decimal 0 to Decimal 15), where

$$Number\ of\ Low\ Cycles = M+1$$

Number of High Cycles =
$$N + 1$$

The cycles are cycles of the clock signal currently routed to the input of the channel dividers (VCO divider out or CLK).

When a divider is bypassed, $D_X = 1$.

Otherwise, $D_X = (N + 1) + (M + 1) = N + M + 2$. This allows each channel divider to divide by any integer from 1 to 32.

Duty Cycle and Duty-Cycle Correction (0, 1)

The duty cycle of the clock signal at the output of a channel is a result of some or all of the following conditions:

- What are the M and N values for the channel?
- Is the DCC enabled?
- Is the VCO divider used?
- What is the CLK input duty cycle? (The internal VCO has a 50% duty cycle.)

The DCC function is enabled by default for each channel divider. However, the DCC function can be disabled individually for each channel divider by setting the DCCOFF bit for that channel.

Certain M and N values for a channel divider result in a non-50% duty cycle. A non-50% duty cycle can also result with an even division if $M \neq N$. The duty-cycle correction function automatically corrects non-50% duty cycles at the channel divider output to 50% duty cycle. Duty-cycle correction requires the following channel divider conditions:

- An even division must be set as M = N
- An odd division must be set as M = N + 1

When not bypassed or corrected by the DCC function, the duty cycle of each channel divider output is the numerical value of (N + 1)/(N + M + 2) expressed as a %.

The duty cycle at the output of the channel divider for various configurations is shown in Table 35 to Table 37.

Table 35. Duty Cycle with VCO Divider; Input Duty Cycle Is 50%

VCO	Dx	Output Duty Cycle		
Divider	N + M + 2	DCCOFF = 1	DCCOFF = 0	
Even	1 (divider bypassed)	50%	50%	
Odd = 3	1 (divider bypassed)	33.3%	50%	
Odd = 5	1 (divider bypassed)	40%	50%	
Even, Odd	Even	(N + 1)/ (N + M + 2)	50%; requires M = N	
Even, Odd	Odd	(N + 1)/ (N + M + 2)	50%; requires M = N + 1	

Table 36. Duty Cycle with VCO Divider; Input Duty Cycle Is X%

vco	D _X	Output Duty Cycle		
Divider	N + M + 2	DCCOFF = 1	DCCOFF = 0	
Even	1 (divider bypassed)	50%	50%	
Odd = 3	1 (divider bypassed)	33.3%	(1 + X%)/3	
Odd = 5	1 (divider bypassed)	40%	(2 + X%)/5	
Even	Even	(N + 1)/ (N + M + 2)	50%, requires M = N	
	Odd	(N + 1)/ (N + M + 2)	50%, requires M = N + 1	
Odd = 3	Even	(N + 1)/ (N + M + 2)	50%, requires M = N	
Odd = 3	Odd	(N + 1)/ (N + M + 2)	(3N + 4 + X%)/(6N + 9), requires M = N + 1	
Odd = 5	Even	(N + 1)/ (N + M + 2)	50%, requires M = N	
Odd = 5	Odd	(N + 1)/ (N + M + 2)	(5N + 7 + X%)/(10N + 15), requires M = N + 1	

Table 37. Channel Divider Output Duty Cycle When the VCO Divider Is Not Used

Input Clock	D _X	Output Duty Cycle		
Duty Cycle	N+M+2	DCCOFF = 1	DCCOFF = 0	
Any	1	1 (divider bypassed)	Same as input duty cycle	
Any	Even	(N + 1)/ (M + N + 2)	50%, requires M = N	
50%	Odd	(N + 1)/ (M + N + 2)	50%, requires M = N + 1	
X%	Odd	(N + 1)/ (M + N + 2)	$(N + 1 + X\%)/(2 \times N + 3),$ requires $M = N + 1$	

The internal VCO has a duty cycle of 50%. Therefore, when the VCO is connected directly to the output, the duty cycle is 50%. If the CLK input is routed directly to the output, the duty cycle of the output is the same as the CLK input.

Phase Offset or Coarse Time Delay (0, 1)

Each channel divider allows for a phase offset, or a coarse time delay, to be programmed by setting register bits (see Table 38). These settings determine the number of cycles (successive rising edges) of the channel divider input frequency by which to offset, or delay, the rising edge of the output of the divider. This delay is with respect to a nondelayed output (that is, with a phase offset of zero). The amount of the delay is set by five bits loaded into the phase offset (PO) register plus the start high (SH) bit for each channel divider. When the start high bit is set, the delay is also affected by the number of low cycles (M) programmed for the divider.

It is necessary to use the SYNC function to make phase offsets effective (see the Synchronizing the Outputs—SYNC Function section).

Table 38. Setting Phase Offset and Division for Divider 0 and Divider 1

Divider		Phase Offset (PO)	Low Cycles M	High Cycles N
0	0x191<4>	0x191<3:0>	0x190<7:4>	0x190<3:0>
1	0x197<4>	0x197<3:0>	0x196<7:4>	0x196<3:0>

Let

 Δ_t = delay (in seconds).

 Δ_c = delay (in cycles of clock signal at input to D_X).

 T_X = period of the clock signal at the input of the divider, D_X (in seconds).

Φ=

 $16 \times SH < 4 > + 8 \times PO < 3 > + 4 \times PO < 2 > + 2 \times PO < 1 > + 1 \times PO < 0 >$.

The channel divide-by is set as N = high cycles and M = low cycles.

Case 1

For $\Phi \le 15$:

 $\Delta_t = \Phi \times T_X$

 $\Delta_c = \Delta_t/T_X = \Phi$

Case 2

For $\Phi \ge 16$:

 $\Delta_t = (\Phi - 16 + M + 1) \times T_X$

 $\Delta_c = \Delta_t/T_X$

By giving each divider a different phase offset, output-to-output delays can be set in increments of the channel divider input clock cycle. Figure 53 shows the results of setting such a coarse offset between outputs.




Figure 53. Effect of Coarse Phase Offset (or Delay)

Channel Dividers—LVDS/CMOS Outputs

Channel Divider 2 and Channel Divider 3 each drive a pair of LVDS outputs, giving four LVDS outputs (OUT4 to OUT7). Alternatively, each of these LVDS differential outputs can be configured individually as a pair (A and B) of CMOS single-ended outputs, providing for up to eight CMOS outputs. By default, the B output of each pair is off but can be turned on as desired.

Channel Divider 2 and Channel Divider 3 each consist of two cascaded, 1 to 32, frequency dividers. The channel frequency division is $D_{X.1} \times D_{X.2}$ or up to 1024. Both of the dividers also have DCC enabled by default, but this function can be disabled, if desired, by setting the DCCOFF bit of the channel. A coarse phase offset or delay is also programmable (see the Phase Offset or Coarse Time Delay (Divider 2 and Divider 3) section). The channel dividers operate up to 1600 MHz. The features and settings of the dividers are selected by programming the appropriate setup and control registers (see Table 51 and Table 52 through Table 61).

Table 39. Setting Division (D_X) for Divider 2, Divider 3

Div	ider	М	N	Bypass	DCCOFF
2	2.1	0x199<7:4>	0x199<3:0>	0x19C<4>	0x19D<0>
	2.2	0x19B<7:4>	0x19B<3:0>	0x19C<5>	0x19D<0>
3	3.1	0x19E<7:4>	0x19E<3:0>	0x1A1<4>	0x1A2<0>
	3.2	0x1A0<7:4>	0x1A0<3:0>	0x1A1<5>	0x1A2<0>

Channel Frequency Division (Divider 2 and Divider 3)

The division for each channel divider is set by the bits in the registers for the individual dividers (X.Y = 2.1, 2.2, 3.1, and 3.2)

Number of Low Cycles = $M_{X,Y} + 1$

Number of High Cycles = $N_{X,Y} + 1$

When both X.1 and X.2 are bypassed, $D_X = 1 \times 1 = 1$.

When only X.2 is bypassed, $D_X = (N_{X.1} + M_{X.1} + 2) \times 1$.

When both X.1 and X.2 are not bypassed, $D_X = (N_{X,1} + M_{X,1} + 2) \times (N_{X,2} + M_{X,2} + 2)$.

By cascading the dividers, channel division up to 1024 can be obtained. However, not all integer value divisions from 1 to 1024 are obtainable; only the values that are the product of the separate divisions of the two dividers $(D_{X.1} \times D_{X.2})$ can be realized.

If only one divider is needed when using Divider 2 and Divider 3, use the first one (X.1) and bypass the second one (X.2). Do not bypass X.1 and use X.2.

Duty Cycle and Duty-Cycle Correction (Divider 2 and Divider 3)

The same duty cycle and DCC considerations apply to Divider 2 and Divider 3 as to Divider 0 and Divider 1 (see Duty Cycle and Duty-Cycle Correction (0, 1)); however, with these channel dividers, the number of possible configurations is even more complex.

Duty-cycle correction on Divider 2 and Divider 3 requires the following channel divider conditions:

- An even $D_{X,Y}$ must be set as $M_{X,Y} = N_{X,Y}$ (low cycles = high cycles).
- An odd $D_{X,Y}$ must be set as $M_{X,Y} = N_{X,Y} + 1$ (the number of low cycles must be one greater than the number of high cycles).
- If only one divider is bypassed, it must be the second divider, X.2.
- If only one divider has an even divide-by, it must be the second divider, X.2.

The possibilities for the duty cycle of the output clock from Divider 2 and Divider 3 are shown in Table 40 through Table 44.

Table 40. Divider 2 and Divider 3 Duty Cycle; VCO Divider Used; Duty Cycle Correction Off (DCCOFF = 1)

VCO	D _{X.1}	D _{X.2}	
Divider	$N_{X,1} + M_{X,1} + 2$	$N_{X.2} + M_{X.2} + 2$	Output Duty Cycle
Even	1	1	50%
Odd = 3	1	1	33.3%
Odd = 5	1	1	40%
Even	Even, Odd	1	$(N_{X.1} + 1)/$
			$(N_{X.1} + M_{X.1} + 2)$
Odd	Even, Odd	1	$(N_{X.1} + 1)/$
			$(N_{X,1} + M_{X,1} + 2)$
Even	Even, Odd	Even, Odd	$(N_{X,2} + 1)/$
			$(N_{X,2} + M_{X,2} + 2)$
Odd	Even, Odd	Even, Odd	$(N_{X,2} + 1)/$
			$(N_{X.2} + M_{X.2} + 2)$

Table 41. Divider 2 and Divider 3 Duty Cycle; VCO Divider Not Used; Duty Cycle Correction Off (DCCOFF = 1)

Input Clock	D _{X.1}	D _{X.2}	Output
Duty Cycle	$N_{X,1} + M_{X,1} + 2$	$N_{X,2} + M_{X,2} + 2$	Duty Cycle
50%	1	1	50%
X%	1	1	X%
50%	Even, Odd	1	$(N_{X.1} + 1)/$
			$(N_{X.1} + M_{X.1} + 2)$
X%	Even, Odd	1	$(N_{X.1} + 1)/$
			$(N_{X,1} + M_{X,1} + 2)$
50%	Even, Odd	Even, Odd	$(N_{X,2} + 1)/$
			$(N_{X.2} + M_{X.2} + 2)$
X%	Even, Odd	Even, Odd	$(N_{X,2} + 1)/$
-			$(N_{X.2} + M_{X.2} + 2)$

Table 42. Divider 2 and Divider 3 Duty Cycle; VCO Divider Used; Duty Cycle Correction Is On (DCCOFF = 0); VCO Divider Input Duty Cycle = 50%

vco	D _{X.1}	D _{X.2}	Output	
Divider	$N_{X,1} + M_{X,1} + 2$	$N_{X,2} + M_{X,2} + 2$	Duty Cycle	
Even	1	1	50%	
Odd	1	1	50%	
Even	Even $(N_{X,1} = M_{X,1})$	1	50%	
Odd	Even $(N_{X,1} = M_{X,1})$	1	50%	
Even	Odd $(M_{X,1} = N_{X,1} + 1)$	1	50%	
Odd	Odd $(M_{X,1} = N_{X,1} + 1)$	1	50%	
Even	Even $(N_{X,1} = M_{X,1})$	Even $(N_{X.2} = M_{X.2})$	50%	
Odd	Even $(N_{X,1} = M_{X,1})$	Even $(N_{X.2} = M_{X.2})$	50%	
Even	Odd $(M_{X,1} = N_{X,1} + 1)$	Even $(N_{X.2} = M_{X.2})$	50%	
Odd	Odd $(M_{X,1} = N_{X,1} + 1)$	Even $(N_{X.2} = M_{X.2})$	50%	
Even	Odd $(M_{X,1} = N_{X,1} + 1)$	Odd $(M_{X,2} = N_{X,2} + 1)$	50%	
Odd	Odd $(M_{X.1} = N_{X.1} + 1)$	Odd $(M_{X,2} = N_{X,2} + 1)$	50%	

Table 43. Divider 2 and Divider 3 Duty Cycle; VCO Divider Used; Duty Cycle Correction On (DCCOFF = 0); VCO Divider Input Duty Cycle = X%

vco	D _{X.1}	D _{X.2}	Output		
Divider	N _{X.1} + M _{X.1} + 2	$N_{X,2} + M_{X,2} + 2$	Duty Cycle		
Even	1	1	50%		
Odd = 3	1	1	(1 + X%)/3		
Odd = 5	1	1	(2 + X%)/5		
Even	Even	1	50%		
	$(N_{X.1} = M_{X.1})$				
Odd	Even	1	50%		
_	$(N_{X.1} = M_{X.1})$				
Even	Odd	1	50%		
Odd = 3	$(M_{X,1} = N_{X,1} + 1)$ Odd	1	(2N + 4 + V0/)/		
Ouu = 3	$(M_{X,1} = N_{X,1} + 1)$	1	(3N _{X.1} + 4 + X%)/ (6N _{X.1} + 9)		
Odd = 5	Odd	1	$(5N_{X,1} + 7 + X\%)/$		
3	$(M_{X,1} = N_{X,1} + 1)$		$(10N_{X.1} + 15)$		
Even	Even	Even	50%		
	$(N_{X.1} = M_{X.1})$	$(N_{X.2} = M_{X.2})$			
Odd	Even	Even	50%		
	$(N_{X.1} = M_{X.1})$	$(N_{X.2} = M_{X.2})$			
Even	Odd	Even	50%		
044	$(M_{X,1} = N_{X,1} + 1)$	$(N_{X,2} = M_{X,2})$	F00/		
Odd	Odd $(M_{X,1} = N_{X,1} + 1)$	Even $(N_{X,2} = M_{X,2})$	50%		
Even	Odd	Odd	50%		
LVCII	$(M_{X,1} = N_{X,1} + 1)$	$(M_{X,2} = N_{X,2} + 1)$	3070		
Odd = 3	Odd	Odd	(6N _{X.1} N _{X.2} + 9N _{X.1} +		
	$(M_{X.1} = N_{X.1} + 1)$	$(M_{X,2} = N_{X,2} + 1)$	9N _{X.2} + 13 + X%)/		
			$(3(2N_{X.1}+3)$		
			$(2N_{X,2} + 3))$		
Odd = 5	Odd	Odd	$(10N_{X_1}N_{X_2} + 15N_{X_1} + 15N_{X_2} + 15N_{X_3} + 15N_{X_4})$		
	$(M_{X.1} = N_{X.1} + 1)$	$(M_{X,2} = N_{X,2} + 1)$	15N _{x.2} + 22 + X%)/ (5(2 N _{x.1} + 3)		
			$(3(2 N_{X.1} + 3))$ $(2 N_{X.2} + 3))$		

Table 44. Divider 2 and Divider 3 Duty Cycle; VCO Divider Not Used; Duty Cycle Correction On (DCCOFF = 0)

Input	D _{x,1}	D _{X,2}	,
Clock Duty	- X.1	- X.2	Output
Cycle	$N_{X.1} + M_{X.1} + 2$	$N_{X.2} + M_{X.2} + 2$	Duty Cycle
50%	1	1	50%
50%	Even	1	50%
	$(N_{X.1} = M_{X.1})$		
X%	1	1	X% (High)
X%	Even	1	50%
	$(N_{X.1} = M_{X.1})$		
50%	Odd	1	50%
	$(M_{X.1} = N_{X.1} + 1)$		
X%	Odd	1	$(N_{X,1} + 1 + X\%)/$
	$(M_{X.1} = N_{X.1} + 1)$	_	$(2N_{X.1} + 3)$
50%	Even	Even	50%
	$(N_{X.1} = M_{X.1})$	$(N_{X.2} = M_{X.2})$	
X%	Even	Even	50%
	$(N_{X.1} = M_{X.1})$	$(N_{X.2} = M_{X.2})$	
50%	Odd	Even	50%
	$(M_{X,1} = N_{X,1} + 1)$	$(N_{X.2} = M_{X.2})$	
X%	Odd	Even	50%
	$(M_{X.1} = N_{X.1} + 1)$	$(N_{X.2} = M_{X.2})$	
50%	Odd	Odd	50%
	$(M_{X,1} = N_{X,1} + 1)$	$(M_{X,2} = N_{X,2} + 1)$	
X%	Odd	Odd	$(2N_{X,1}N_{X,2} + 3N_{X,1} +$
	$(M_{X.1} = N_{X.1} + 1)$	$(M_{X,2} = N_{X,2} + 1)$	$3N_{X,2} + 4 + X\%$)/
			$((2N_{X.1} + 3)(2N_{X.2} + 3))$

Phase Offset or Coarse Time Delay (Divider 2 and Divider 3)

Divider 2 and Divider 3 can be set to have a phase offset or delay. The phase offset is set by a combination of the bits in the phase offset and start high registers (see Table 45).

Table 45. Setting Phase Offset and Division for Divider 2 and Divider 3

Divider		Start High (SH)	Phase Offset (PO)	Low Cycles M	High Cycles N
2	2.1	0x19C<0>	0x19A<3:0>	0x199<7:4>	0x199<3:0>
	2.2	0x19C<1>	0x19A<7:4>	0x19B<7:4>	0x19B<3:0>
3	3.1	0x1A1<0>	0x19F<3:0>	0x19E<7:4>	0x19E<3:0>
	3.2	0x1A1<1>	0x19F<7:4>	0x1A0<7:4>	0x1A0<3:0>

Let:

 Δ_t = delay (in seconds).

 Φ_{xy} = 16 × SH<0> + 8 × PO<3> + 4 × PO<2> + 2 × PO<1> + 1 × PO<0>.

 $T_{X.1}$ = period of the clock signal at the input to $D_{X.1}$ (in seconds).

 $T_{X.2}$ = period of the clock signal at the input to $D_{X.2}$ (in seconds).

Case 1

When $\Phi_{x,1} \le 15$ and $\Phi_{x,2} \le 15$:

 $\Delta_t = \Phi_{x.1} \times T_{X.1} + \Phi_{X.2} \times T_{x.2}$

Case 2

When $\Phi_{x.1} \le 15$ and $\Phi_{x.2} \ge 16$:

 $\Delta_t = \Phi_{X.1} \times T_{X.1} + (\Phi_{X.2} - 16 + M_{X.2} + 1) \times T_{X.2}$

Case 3

When $\Phi_{X,1} \ge 16$ and $\Phi_{X,2} \le 15$:

$$\Delta_t = (\Phi_{X.1} - 16 + M_{X.1} + 1) \times T_{X.1} + \Phi_{X.2} \times T_{X.2}$$

Case 4

When $\Phi_{X.1} \ge 16$ and $\Phi_{X.2} \ge 16$:

 $\Delta_t =$

$$(\Phi_{X.1} - 16 + M_{X.1} + 1) \times T_{X.1} + (\Phi_{X.2} - 16 + M_{X.2} + 1) \times T_{X.2}$$

Fine Delay Adjust (Divider 2 and Divider 3)

Each AD9517 LVDS/CMOS output (OUT4 to OUT7) includes an analog delay element that can be programmed to give variable time delays (Δ_t) in the clock signal at that output.




Figure 54. Fine Delay (OUT4 to OUT7)

The amount of delay applied to the clock signal is determined by programming four registers per output (see Table 46).

Table 46. Setting Analog Fine Delays

OUTPUT (LVDS/CMOS)	Ramp Capacitors	Ramp Current	Delay Fraction	Delay Bypass
OUT4	0xA1<5:3>	0xA1<2:0>	0xA2<5:0>	0xA0<0>
OUT5	0xA4<5:3>	0xA4<2:0>	0xA5<5:0>	0xA3<0>
OUT6	0xA7<5:3>	0xA7<2:0>	0xA8<5:0>	0xA6<0>
OUT7	0xAA<5:3>	0xAA<2:0>	0xAB<5:0>	0xA9<0>

Calculating the Fine Delay

The following values and equations are used to calculate the delay of the delay block:

 $I_{RAMP}(\mu A) = 200 \times (Ramp\ Current + 1)$

 $Number\ of\ Capacitors = Number\ of\ Bits = 0\ in\ Ramp\ Capacitors + 1$

Example:
$$101 = 1 + 1 = 2$$
; $110 = 1 + 1 = 2$; $100 = 2 + 1 = 3$; $001 = 2 + 1 = 3$; $111 = 0 + 1 = 1$.

Delay Range (ns) = $200 \times ((No. of Caps + 3)/(I_{RAMP})) \times 1.3286$

Offset (ns) =
$$0.34 + (1600 - I_{RAMP}) \times 10^{-4} + \left(\frac{No.of Caps - 1}{I_{RAMP}}\right) \times 6$$

Delay Full Scale (ns) = Delay Range + Offset

Fine Delay (ns) = Delay Range \times Delay Fraction \times (1/63) + Offset

Note that only delay fraction values up to 47 decimals (101111b; 0x2F) are supported.

In no case can the fine delay exceed one-half of the output clock period. If a delay longer than half of the clock period is attempted, the output stops clocking.

The delay function adds some jitter greater than that specified for the nondelayed output. This means that the delay function should be used primarily for clocking digital chips, such as FPGA, ASIC, DUC, and DDC. An output with this delay enabled may not be suitable for clocking data converters. The jitter is higher for long full scales because the delay block uses a ramp and trip points to create the variable delay. A slower ramp time produces more time jitter.

Synchronizing the Outputs—SYNC Function

The AD9517 clock outputs can be synchronized to each other. Outputs can be individually excluded from synchronization. Synchronization consists of setting the nonexcluded outputs to a preset set of static conditions and subsequently releasing these outputs to continue clocking at the same instant with the preset conditions applied. This allows for the alignment of the edges of two or more outputs or for the spacing of edges according to the coarse phase offset settings for two or more outputs.

Synchronization of the outputs is executed in several ways:

- The SYNC pin is forced low and then released (manual SYNC).
- By setting and then resetting any one of the following three bits: the soft SYNC bit (0x230<0>), the soft reset bit (0x00<5> [mirrored]), or the distribution power-down bit (0x230<1>).
- Synchronization of the outputs can be executed as part of the chip power-up sequence.
- The $\overline{\text{RESET}}$ pin is forced low and then released (chip reset).
- The PD pin is forced low and then released (chip power-down).
- Whenever a VCO calibration is completed, an internal SYNC signal is automatically asserted at the beginning and released upon the completion of a VCO calibration.

The most common way to execute the SYNC function is to use the SYNC pin to do a manual synchronization of the outputs. This requires a low-going signal on the SYNC pin, which is held low and then released when synchronization is desired. The timing of the SYNC operation is shown in Figure 55 (using VCO divider) and Figure 56 (VCO divider not used). There is an uncertainty of up to one cycle of the clock at the input to the channel divider due to the asynchronous nature of the SYNC signal with respect to the clock edges inside the AD9517. The delay from the SYNC rising edge to the beginning of synchronized output clocking is between 14 and 15 cycles of clock at the channel divider input, plus either one cycle of the VCO divider input (see Figure 55), or one cycle of the channel divider input (see Figure 56), depending on whether the VCO divider is used. Cycles are counted from the rising edge of the signal.

Another common way to execute the SYNC function is by setting and resetting the soft SYNC bit at 0x230<0> (see Table 52 through Table 61 for details). Both setting and resetting of the soft SYNC bit require an update all registers (0x232<0>=1) operation to take effect.




Figure 55. SYNC Timing When VCO Divider Is Used—CLK or VCO Is Input




Figure 56. SYNC Timing When VCO Divider Is Not Used—CLK Input Only

A SYNC operation brings all outputs that have not been excluded (by the nosync bit) to a preset condition before allowing the outputs to begin clocking in synchronicity. The preset condition takes into account the settings in each of the channel's start high bit and its phase offset. These settings govern both the static state of each output when the SYNC operation is happening and the state and relative phase of the outputs when they begin clocking again upon completion of the SYNC operation. Between outputs and after synchronization, this allows for the setting of phase offsets.

The AD9517 outputs are in pairs, sharing a channel divider per pair (two pairs of pairs, four outputs, in the case of CMOS). The synchronization conditions apply to both outputs of a pair.

Each channel (a divider and its outputs) can be excluded from any SYNC operation by setting the nosync bit of the channel. Channels that are set to ignore SYNC (excluded channels) do not set their outputs static during a SYNC operation, and their outputs are not synchronized with those of the nonexcluded channels.

Clock Outputs

The AD9517 offers three output level choices: LVPECL, LVDS, and CMOS. OUT0 to OUT3 are LVPECL differential outputs; and OUT4 to OUT7 are LVDS/CMOS outputs. These outputs can be configured as either LVDS differential or as pairs of single-ended CMOS outputs.

LVPECL Outputs: OUT0 to OUT3

The LVPECL differential voltage ($V_{\rm OD}$) is selectable from ~400 mV to ~960 mV (see 0xF0:0xF5<3:2>). The LVPECL outputs have dedicated pins for power supply (VS_LVPECL), allowing a separate power supply to be used. Vs_LVPECL can be from 2.5 V to 3.3 V.

The LVPECL output polarity can be set as noninverting or inverting, which allows for the adjustment of the relative polarity of outputs within an application without requiring a board layout change. Each LVPECL output can be powered down or powered up as needed. Because of the architecture of the LVPECL output stages, there is the possibility of electrical overstress and breakdown under certain power-down conditions. For this reason, the LVPECL outputs have several power-down modes. This includes a safe power-down mode that continues to protect the output devices while powered down, although it consumes somewhat more power than a total power-down. If the LVPECL output pins are terminated, it is best to select the safe power-down mode. If the pins are not connected (unused), it is acceptable to use the total power-down mode.




Figure 57. LVPECL Output Simplified Equivalent Circuit

LVDS/CMOS Outputs: OUT4 to OUT7

OUT4 to OUT7 can be configured as either an LVDS differential output or as a pair of CMOS single-ended outputs. The LVDS outputs allow for selectable output current from ~ 1.75 mA to ~ 7 mA.

The LVDS output polarity can be set as noninverting or inverting, which allows for the adjustment of the relative polarity of outputs within an application without requiring a board layout change. Each LVDS output can be powered down if not needed to save power.




Figure 58. LVDS Output Simplified Equivalent Circuit with 3.5 mA Typical Current Source

OUT4 to OUT7 can also be CMOS outputs. Each LVDS output can be configured to be two CMOS outputs. This provides for up to eight CMOS outputs: OUT4A, OUT4B, OUT5A, OUT5B, OUT6A, OUT6B, OUT7A, and OUT7B. When an output is configured as CMOS, the CMOS Output A is automatically turned on. The CMOS Output B can be turned on or off independently. The relative polarity of the CMOS outputs can also be selected for any combination of inverting and noninverting. See Table 56, 0x140<7:5>, 0x141<7:5>, 0x142<7:5>, and 0x143<7:5>.

Each LVDS/CMOS output can be powered-down as needed to save power. The CMOS output power-down is controlled by the same bit that controls the LVDS power-down for that output. This power-down control affects both the CMOS A and CMOS B outputs. However, when the CMOS A output is powered up, the CMOS B output can be powered on or off separately.




Figure 59. CMOS Equivalent Output Circuit

RESET MODES

The AD9517 has several ways to force the chip into a reset condition that restores all registers to their default values and makes these settings active.

Power-On Reset—Start-Up Conditions When V_s Is Applied

A power-on reset (POR) is issued when the $V_{\rm S}$ power supply is turned on. This initializes the chip to the power-on conditions that are determined by the default register settings. These are indicated in the Default Value (Hex) column of Table 51. At power-on, the AD9517 also executes a SYNC operation, which brings the outputs into phase alignment according to the default settings.

Asynchronous Reset via the RESET Pin

An asynchronous hard reset is executed by momentarily pulling RESET low. A reset restores the chip registers to the default settings.

Soft Reset via 0x00<5>

A soft reset is executed by writing 0x00<5> and 0x00<2>=1b. This bit is not self-clearing; therefore, it must be cleared by writing 0x00<5> and 0x00<2>=0b to reset it and complete the soft reset operation. A soft reset restores the default values to the internal registers. The soft reset bit does not require an update registers command (0x232) to be issued.

POWER-DOWN MODES

Chip Power-Down via PD

The AD9517 can be put into a power-down condition by pulling the \overline{PD} pin low. Power-down turns off most of the functions and currents inside the AD9517. The chip remains in this power-down state until \overline{PD} is brought back to Logic High. When woken up, the AD9517 returns to the settings programmed into its registers prior to the power-down, unless the registers are changed by new programming while the \overline{PD} pin is held low.

The PD power-down shuts down the currents on the chip, except the bias current necessary to maintain the LVPECL outputs in a safe shutdown mode. This is needed to protect the LVPECL output circuitry from damage that could be caused by certain termination and load configurations when tristated. Because this is not a complete power-down, it can be called sleep mode.

When the AD9517 is in a \overline{PD} power-down, the chip is in the following state:

- The PLL is off (asynchronous power-down).
- The VCO is off.
- The CLK input buffer is off.
- All dividers are off.
- All LVDS/CMOS outputs are off.
- All LVPECL outputs are in safe off mode.
- The serial control port is active, and the chip responds to commands.

If the AD9517 clock outputs must be synchronized to each other, a SYNC is required upon exiting power-down (see the Synchronizing the Outputs—SYNC Function section). A VCO calibration is not required when exiting power-down.

PLL Power-Down

The PLL section of the AD9517 can be selectively powered down. There are three PLL operating modes set by 0x10<1:0>, as shown in Table 53.

In asynchronous power-down mode, the device powers down as soon as the registers are updated.

In synchronous power-down mode, the PLL power-down is gated by the charge pump to prevent unwanted frequency jumps. The device goes into power-down on the occurrence of the next charge pump event after the registers are updated.

Distribution Power-Down

The distribution section can be powered down by writing 0x230<1> = 1b. This turns off the bias to the distribution section. If the LVPECL power-down mode is normal operation (00b), it is possible for a low impedance load on that LVPECL output to draw significant current during this power-down. If the LVPECL power-down mode is set to 11b, the LVPECL output is not protected from reverse bias and can be damaged under certain termination conditions.

Individual Clock Output Power-Down

Any of the clock distribution outputs may be powered down individually by writing to the appropriate registers. The register map details the individual power-down settings for each output (see Table 51). The LVDS/CMOS outputs may be powered down, regardless of their output load configuration.

The LVPECL outputs have multiple power-down modes (see Table 55), which give some flexibility in dealing with the various output termination conditions. When the mode is set to 10b, the LVPECL output is protected from reverse bias to 2 VBE + 1 V. If the mode is set to 11b, the LVPECL output is not protected from reverse bias and can be damaged under certain termination conditions. This setting also affects the operation when the distribution block is powered down with 0x230<1>=1b (see the Distribution Power-Down section).

Individual Circuit Block Power-Down

Other AD9517 circuit blocks (such as CLK, REF1, and REF2) can be powered down individually. This gives flexibility in configuring the part for power savings whenever certain chip functions are not needed.

SERIAL CONTROL PORT

The AD9517 serial control port is a flexible, synchronous, serial communications port that allows an easy interface with many industry-standard microcontrollers and microprocessors. The AD9517 serial control port is compatible with most synchronous transfer formats, including both the Motorola SPI* and Intel* SSR* protocols. The serial control port allows read/write access to all registers that configure the AD9517. Single- or multiple-byte transfers are supported, as well as MSB first or LSB first transfer formats. The AD9517 serial control port can be configured for a single bidirectional I/O pin (SDIO only) or for two unidirectional I/O pins (SDIO/SDO). By default, the AD9517 is in bidirectional mode, long instruction (long instruction is the only instruction mode supported).

SERIAL CONTROL PORT PIN DESCRIPTIONS

SCLK (serial clock) is the serial shift clock. This pin is an input. SCLK is used to synchronize serial control port reads and writes. Write data bits are registered on the rising edge of this clock, and read data bits are registered on the falling edge. This pin is internally pulled down by a 30 k Ω resistor to ground.

SDIO (serial data input/output) is a dual-purpose pin and acts as either an input only (unidirectional mode) or as both an input/output (bidirectional mode). The AD9517 defaults to the bidirectional I/O mode (0x00<7>=0).

SDO (serial data out) is used only in the unidirectional I/O mode (0x00<7>) as a separate output pin for reading back data.

 \overline{CS} (chip select bar) is an active low control that gates the read and write cycles. When \overline{CS} is high, SDO and SDIO are in a high impedance state. This pin is internally pulled up by a 30 k Ω resistor to VS.




Figure 60. Serial Control Port

GENERAL OPERATION OF SERIAL CONTROL PORT

A write <u>or</u> a read operation to the AD9517 is initiated by pulling <u>CS</u> low.

CS stalled high is supported in modes where three or fewer bytes of data (plus instruction data) are transferred (see Table 47). In these modes, CS can temporarily return high on any byte boundary, allowing time for the system controller to process the next byte. CS can go high on byte boundaries only and can go high during either part (instruction or data) of the transfer.

During this period, the serial control port state machine enters a wait state until all data is sent. If the system controller decides to abort the transfer before all of the data is sent, the state machine must be reset by either completing the remaining transfers or by returning the \overline{CS} low for at least one complete SCLK cycle (but less than eight SCLK cycles). Raising the \overline{CS} on a nonbyte boundary terminates the serial transfer and flushes the buffer.

In the streaming mode (see Table 47), any number of data bytes can be transferred in a continuous stream. The register address is automatically incremented or decremented (see the MSB/LSB First Transfers section). $\overline{\text{CS}}$ must be raised at the end of the last byte to be transferred, thereby ending the stream mode.

Communication Cycle—Instruction Plus Data

There are two parts to a communication cycle with the AD9517. The first writes a 16-bit instruction word into the AD9517, coincident with the first 16 SCLK rising edges. The instruction word provides the AD9517 serial control port with information regarding the data transfer, which is the second part of the communication cycle. The instruction word defines whether the upcoming data transfer is a read or a write, the number of bytes in the data transfer, and the starting register address for the first byte of the data transfer.

Write

If the instruction word is for a write operation, the second part is the transfer of data into the serial control port buffer of the AD9517. Data bits are registered on the rising edge of SCLK.

The length of the transfer (1, 2, 3) bytes or streaming mode) is indicated by two bits (W1:W0) in the instruction byte. When the transfer is 1, 2, or 3 bytes, but not streaming, \overline{CS} can be raised after each sequence of eight bits to stall the bus (except after the last byte, where it ends the cycle). When the bus is stalled, the serial transfer resumes when \overline{CS} is lowered. Raising \overline{CS} on a nonbyte boundary resets the serial control port. During a write, streaming mode does not skip over reserved or blank registers; therefore, the user must know what bit pattern to write to the reserved registers to preserve proper operation of the part. It does not matter what data is written to blank registers.

Because data is written into a serial control port buffer area, not directly into the actual control registers of the AD9517, an additional operation is needed to transfer the serial control port buffer contents to the actual control registers of the AD9517, thereby causing them to become active. The update registers operation consists of setting 0x232<0>=1b (this bit is self-clearing). Any number of bytes of data can be changed before executing an update registers. The update registers simultaneously actuates all register changes that have been written to the buffer since any previous update.

Read

If the instruction word is for a read operation, the next $N \times 8$ SCLK cycles clock out the data from the address specified in the instruction word, where N is 1 to 3 as determined by W1:W0. If N=4, the read operation is in streaming mode, continuing until \overline{CS} is raised. Streaming mode does not skip over reserved or blank registers. The readback data is valid on the falling edge of SCLK.

The default mode of the AD9517 serial control port is the bidirectional mode. In bidirectional mode, both the sent data and the readback data appear on the SDIO pin. It is also possible to set the AD9517 to unidirectional mode (SDO enable register, 0x00<7>). In unidirectional mode, the readback data appears on the SDO pin.

A readback request reads the data that is in the serial control port buffer area, or the data in the active registers (see Figure 61). Readback of the buffer or active registers is controlled by 0x04<0>.

The AD9517 supports only the long instruction mode; therefore, 0x00<4:3> must be set to 11b (this register uses mirrored bits). Long instruction mode is the default at power-up or reset.

The AD9517 uses Register Address 0x00 to Register Address 0x232.




Figure 61. Relationship Between Serial Control Port Buffer Registers and Active Registers of the AD9517

THE INSTRUCTION WORD (16 BITS)

The MSB of the instruction word is R/\overline{W} , which indicates whether the instruction is a read or a write. The next two bits, W1:W0, indicate the length of the transfer in bytes. The final 13 bits are the address (A12:A0) at which to begin the read or write operation.

For a write, the instruction word is followed by the number of bytes of data indicated by Bits W1:W0 (see Table 47).

Table 47. Byte Transfer Count

W1	Wo	Bytes to Transfer
0	0	1
0	1	2
1	0	3
1	1	Streaming mode

A12:A0: These 13 bits select the address within the register map that is written to or read from during the data transfer portion of the communications cycle. Only Bits<A9:A0> are needed to cover the range of the 0x232 registers used by the AD9517. Bits<A12:A10> must always be 0b. For multibyte transfers, this address is the starting byte address. In MSB first mode, subsequent bytes increment the address.

MSB/LSB FIRST TRANSFERS

The AD9517 instruction word and byte data can be MSB first or LSB first. Any data written to 0x00 must be mirrored; the upper four bits (7:4) must mirror the lower four bits (3:0). This makes it irrelevant whether LSB first or MSB first is in effect. As an example of this mirroring, see the default setting for this register: 0x18, which mirrors Bit 4 and Bit 3. This sets the long instruction mode (default, and is the only mode supported).

The default for the AD9517 is MSB first.

When LSB first is set by 0x00<2> and 0x00<6>, it takes effect immediately, because it only affects the operation of the serial control port and does not require that an update be executed.

When MSB first mode is active, the instruction and data bytes must be written from MSB to LSB. Multibyte data transfers in MSB first format start with an instruction byte that includes the register address of the most significant data byte. Subsequent data bytes must follow in order from the high address to the low address. In MSB first mode, the serial control port internal address generator decrements for each data byte of the multibyte transfer cycle.

When LSB first is active, the instruction and data bytes must be written from LSB to MSB. Multibyte data transfers in LSB first format start with an instruction byte that includes the register address of the least significant data byte followed by multiple data bytes. The internal byte address generator of the serial control port increments for each byte of the multibyte transfer cycle.

The AD9517 serial control port register address decrements from the register address just written toward 0x00 for multibyte I/O operations if the MSB first mode is active (default). If the LSB first mode is active, the register address of the serial control port increments from the address just written toward 0x232 for multibyte I/O operations.

Streaming mode always terminates when it hits Address 0x232. Note that unused addresses are not skipped during multibyte I/O operations.

Table 48. Streaming Mode (No Addresses Are Skipped)

Write Mode	Address Direction	Stop Sequence
LSB first	Increment	0x230, 0x231, 0x232, stop
MSB first	Decrement	0x01, 0x00, 0x232, stop

Table 49. Serial Control Port, 16-Bit Instruction Word, MSB First

MSB														LSB	
l15	l14	l13	l12	l111	I10	19	18	17	16	15	14	13	12	l1	10
R/W	W1	W0	A12 = 0	A11 = 0	A10 = 0	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0




Figure 62. Serial Control Port Write—MSB First, 16-Bit Instruction, Two Bytes Data




Figure 63. Serial Control Port Read—MSB First, 16-Bit Instruction, Four Bytes Data





Figure 64. Serial Control Port Write—MSB First, 16-Bit Instruction, Timing Measurements






Figure 66. Serial Control Port Write—LSB First, 16-Bit Instruction, Two Bytes Data




Figure 67. Serial Control Port Timing—Write

Table 50. Serial Control Port Timing

Parameter	Description
t _{DS}	Setup time between data and rising edge of SCLK
t _{DH}	Hold time between data and rising edge of SCLK
t_{CLK}	Period of the clock
ts	Setup time between CS falling edge and SCLK rising edge (start of communication cycle)
tc	Setup time between SCLK rising edge and CS rising edge (end of communication cycle)
t _{HI}	Minimum period that SCLK should be in a Logic High state
t_{LO}	Minimum period that SCLK should be in a Logic Low state
t_{DV}	SCLK to valid SDIO and SDO (see Figure 65)

REGISTER MAP OVERVIEW

Table 51. Register Map Overview

Addr (Hex)	Parameter	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)				
Serial P	ort Configuratio	n	•		•	-1	•		•					
00	Serial Port Configuration	SDO Active	LSB First	Soft Reset	Long Instruction	Long Instruction	Soft Reset	LSB First	SDO Active	18				
01		Blank												
02 to 03		Reserved												
04	Read Back Control		Blank Read Back Active Registers											
PLL														
10	PFD and Charge Pump	PFD Polarity	Cł	narge Pump Cur	rent	Charge Pu	mp Mode	PLL Pov	wer-Down	7D				
11	R Counter				14-Bit R Divi	der Bits<7:0> (LSI				01				
12			nk			14-Bit R Divider	•	B)		00				
13	A Counter	Bla	nk				Counter			00				
14	B Counter				13-Bit B Cour	nter Bits<7:0> (LS	•			03				
15			Blank	1			Counter Bits<12			00				
16	PLL Control 1	Set CP Pin to V _{CP} /2	Reset R Counter	Reset A and B Counters	Reset All Counters	B Counter Bypass		Prescaler P		06				
17	PLL Control 2			STATUS	Pin Control		_	Antibacklas	h Pulse Width	00				
18	PLL Control 3	Reserved	Lock Det	tect Counter Digital Lock Detect Digital Lock Window Detect VCO Calibration Divider Now						06				
19	PLL Control 4	R, A, B Cou Pin F			R Path Delay	i		N Path Delay	,	00				
1A	PLL Control 5	Reserved	Reference Frequency Monitor Threshold			LD Pin	Control			00				
1B	PLL Control 6	VCO Frequency Monitor	REF2 (REFIN) Frequency Monitor	REF1 (REFIN) Frequency Monitor		RE	FMON Pin Con	trol		00				
1C	PLL Control 7	Disable Switchover Deglitch	Select REF2	Use REF_SEL Pin	Automatic Reference Switchover	Stay on REF2	REF2 Power On	REF1 Power On	Differential Reference	00				
1D	PLL Control 8		Reserved		PLL Status Register Disable	LD Pin Comparator Enable	Holdover Enable	External Holdover Control	Holdover Enable	00				
1E	PLL Control 9	Reserved								00				
1F	PLL Readback	Reserved	VCO Cal Finished	Holdover Active	REF2 Selected	VCO Frequency > Threshold	REF2 Frequency > Threshold	REF1 Frequency >Threshold	Digital Lock Detect					
20 to 4F					Blank									

Addr (Hex)	Parameter	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Defaul Value (Hex)
Fine De	elay Adjust: OUT	4 to OUT7			•					•
A0	OUT4 Delay Bypass				Blank	OUT4 Delay Bypass	01			
A1	OUT4 Delay Full-Scale	BI	ank	OU	T4 Ramp Cap	acitors	C	OUT4 Ramp Cu	irrent	00
A2	OUT4 Delay Fraction	BI	ank			OUT4 Del	ay Fraction			00
A3	OUT5 Delay Bypass				Blank				OUT5 Delay Bypass	01
A4	OUT5 Delay Full-Scale		ank	OU	T5 Ramp Cap			OUT5 Ramp Cu	irrent	00
A5	OUT5 Delay Fraction	BI	ank			OUT5 Del	ay Fraction			00
A6	OUT6 Delay Bypass				Blank				OUT6 Delay Bypass	01
A7	OUT6 Delay Full-Scale	BI	ank	OU	T6 Ramp Cap	acitors	С	OUT6 Ramp Cu	ırrent	00
A8	OUT6 Delay Fraction	BI	ank			OUT6 Del	ay Fraction			00
A9	OUT7 Delay Bypass	Delay Blank OUT7							OUT7 Delay Bypass	01
AA	OUT7 Delay Full-Scale	BI	OU	T7 Ramp Cap	mp Capacitors			ırrent	00	
AB	OUT7 Delay Fraction	BI	ank		OUT7 Delay Fraction					
AC to EF					Blank					
LVPECI	L Outputs									
F0	OUT0		Blank		OUT0 Invert	OUT0 L Differenti	al Voltage	OUT0 Power-Down		08
F1	OUT1		Blank		OUT1 Invert	OUT1 LVPECL OU Differential Voltage			ower-Down	A
F2 to F3					Res	erved				
F4	OUT2		Blank		OUT2 Invert		VPECL al Voltage	OUT2 Power-Down		08
F5	OUT3		Blank		OUT3 Invert	OUT3 L Differentia	VPECL al Voltage	OUT3 P	0A	
F6 to 13F					Blank					
LVDS/0	MOS Outputs									ı
140	OUT4	OUT4 CMOS Polarity	5 Output	OUT4 LVDS/ CMOS Output Polarity	OUT4 CMOS B	OUT4 Select LVDS/CMOS		DS Output rrent	OUT4 Power-Down	42
141	OUT5	OUT5 CMOS Output Polarity		OUT5 LVDS/ CMOS Output Polarity	OUT5 CMOS B	OUT5 Select LVDS/CMOS		DS Output rrent	OUT5 Power-Down	43
142	OUT6	OUT6 CMOS Output OU Polarity CM		OUT6 LVDS/ CMOS Output Polarity	OUT6 CMOS B			OUT6 LVDS Output Current		42
143	OUT7	OUT7 CMOS Polarity	5 Output	OUT7 LVDS/ CMOS Output Polarity	OUT7 CMOS B	OUT7 Select LVDS/CMOS		DS Output rrent	OUT7 Power-Down	43
144 to 18F					Blank					

Addr (Hex)	Parameter Channel Divide	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)				
190	Divider 0	ers	Divider 0	Low Cycles			Divider 0 High Cycles							
191	(PECL)	Divider 0	Divider 0	Divider 0	Divider 0		80							
		Bypass	Nosync	Force High	Start High			hase Offset						
192		Blank			Reserved Divider 0 Divider 0 Direct to Output Divider 0									
193					Reserved									
to 195														
196	Divider1 (PECL)		Divider 1	Low Cycles			Divider 1 l	High Cycles		00				
197		Divider 1 Bypass	Divider 1 Nosync	Divider 1 Force High	Divider 1 Start High		Divider 1 P	hase Offset		00				
198		ВІ	lank		Res	erved		Divider 1 Direct to Output	Divider 1 DCCOFF	00				
LVDS/C	MOS Channel D	ividers												
199	Divider 2 (LVDS/CMOS)		<u> </u>	es Divider 2.1			High Cycles Divider 2.1							
19A				set Divider 2.2				et Divider 2.1 s Divider 2.2		00				
19B			Low Cycle	es Divider 2.2				11						
19C		Res	erved	Bypass Divider 2.2	Bypass Divider 2.1	Divider 2 Nosync	Divider 2 Force High	Start High Divider 2.2	Start High Divider 2.1	00				
19D		Bl	lank			Reserved	Divider 2 DCCOFF	00						
19E	Divider 3 (LVDS/CMOS)			es Divider 3.1				s Divider 3.1		22				
19F				set Divider 3.2				et Divider 3.1		00				
1A0	1		Low Cycle	es Divider 3.2	1.	5		s Divider 3.2	T 6	11				
1A1		Reserved		Bypass Divider 3.2	Bypass Divider 3.1	Divider 3 Nosync	Divider 3 Force High	Start High Divider 3.2	Start High Divider 3.1	00				
1A2		BI	lank			Reserved	-		Divider 3 DCCOFF	00				
1A3					Reserved									
1A4					Blank									
to 1DF														
	vider and CLK In	put					T							
1E0	VCO Divider		В	Blank		Reserved		VCO Divider		02				
1E1	Input CLKs		Reserved		Power- Down Clock Input Section	Power-Down VCO Clock Down VCO Interface and CLK		Select VCO or CLK	Bypass VCO Divider	00				
1E2					Blank									
to 22A														

Addr (Hex)	Parameter	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)
System	ì									
230	Power-Down and Sync			Reserved			Power- Down Sync	Power- Down Distribution Reference	Soft Sync	00
231			В	lank			Rese	erved		00
Update	All Registers	•				•				•
232	Update All Registers				Blank				Update All Registers (Self-Clearing Bit)	00

REGISTER MAP DESCRIPTIONS

Table 52 through Table 61 provide a detailed description of each of the control register functions. The registers are listed by hexadecimal address. Reference to a specific bit or range of bits within a register is indicated by angle brackets. For example, <3> refers to Bit 3, and <5:2> refers to the range of bits from Bit 5 through Bit 2.

Table 52. Serial Port Configuration

Reg. Addr (Hex)	Bit(s)	Name	Description
00	<7>	SDO Active	Selects unidirectional or bidirectional data transfer mode.
			<7 $>$ = 0; SDIO pin used for write and read; SDO set high impedance; bidirectional mode.
			<7> = 1; SDO used for read; SDIO used for write; unidirectional mode.
00	<6>	LSB First	MSB or LSB data orientation.
			<6> = 0; data-oriented MSB first; addressing decrements.
			<6> = 1; data-oriented LSB first; addressing increments.
00	<5>	Soft Reset	Soft Reset.
			<5> = 1 (not self-clearing). Soft reset; restores default values to internal registers. Not self-clearing. Must be cleared to 0b to complete reset operation.
00	<4>	Long Instruction	Short/long instruction mode (this part uses long instruction mode only, so this bit should always be = 1).
			<4> = 0; 8-bit instruction (short).
			<4> = 1; 16-bit instruction (long).
00	<3:0>	Mirror<7:4>	Bits<3:0> should always mirror Bits<7:4> so that it does not matter whether the part is in MSB or LSB first mode (see Register 0x00<6>). User should set bits as follows:
			<0> = <7>.
			<1>=<6>.
			<2>=<5>.
			<3> = <4>.
04	<0>	Read Back Active Registers	Select register bank used for a readback.
			<0> = 0; read back buffer registers.
			<0> = 1; read back active registers.

Table 53. PLL

Reg.	33.1		
Addr			
(Hex)	Bit(s)	Name	Description
10	<7>	PFD Polarity	Sets the PFD polarity. Negative polarity is for use (if needed) with external VCO/VCXO only. The on-chip VCO requires positive polarity $< 7 > = 0$.
			<7> = 0; positive (higher control voltage produces higher frequency).
			<7> = 1; negative (higher control voltage produces lower frequency).
10	<6:4>	CP Current	Charge pump current (with CPRSET = 5.1 k Ω).
			<6> <5>
			0 0 0 0.6
			0 0 1 1.2
			0 1 0 1.8
			0 1 1 2.4
			1 0 0 3.0
			1 0 1 3.6
			1 1 0 4.2
			1 1 1 4.8
10	<3:2>	CP Mode	Charge pump operating mode.
			<3> <2> Charge Pump Mode
			0 0 High impedance state.
			0 1 Force source current (pump up).
			1 0 Force sink current (pump down).
			1 1 Normal operation.
10	<1:0>	PLL Power-	PLL operating mode.
		Down	<1> <0> Mode
			0 0 Normal operation. 0 1 Asynchronous power-down.
			1 0 Normal operation.
			1 1 Synchronous power-down.
11	<7:0>	14-Bit	R divider LSBs—lower eight bits.
•	(7.07	R Divider	Training Laboratorial Control of the
		Bits<7:0>	
		(LSB)	
12		14-Bit	R divider MSBs—upper six bits.
		R Divider Bits<13:8>	
		(MSB)	
13	<5:0>		A counter (part of N divider).
		A Counter	
14		13-Bit	B counter (part of N divider)—lower eight bits.
		B Counter	
		Bits<7:0> (LSB)	
15	<4.0>	13-Bit	B counter (part of N divider)—upper five bits.
13		B Counter	b counter (part of N divider) apper five bits.
		Bits<12:8>	
		(MSB)	
16		Set CP Pin	Set the CP pin to one-half of the $V_{\mathbb{CP}}$ supply voltage.
		to V _{CP} /2	<7> = 0; CP normal operation.
			$<7>$ = 1; CP pin set to $V_{CP}/2$.
16	<6>	Reset R	Reset R counter (R divider).
		Counter	<6> = 0; normal.
1.6		D+ A ' D	<6> = 1; reset R counter.
16	<5>		Reset A and B counters (part of N divider).
		Counters	<5> = 0; normal. <5> = 1; reset A and B counters.
	<u> </u>	<u> </u>	C3> = 1; reset A and b counters.

Reg. Addr	D:()														
		Name		ription											
16	<4>	Reset All		R, A, a		counte	rs.								
		Counters		= 0; nor											
	_	D.C					3 counte								
16	<3>	B Counter		-		This is	valid or	nly wh	ien operati	ng the prescaler in FD mode.					
		Bypass		0; nor					4						
				: 1; B co divide		r is set	to divid	le-by-	1. This allow	ws the prescaler setting to determine the divide for					
16	<2·0>	Prescaler P	_			ual mo	dulus a	nd ED	– fived div	ido					
10	<2.0>	riescalei r							nd FD = fixed divide.						
			<2>	<1>		> Mod	e		scaler						
			0	0	0	FD			de-by-1.						
			0	0	1	FD			de-by-2.						
			0	1	0	DM			-	ad divide-by-3 when $A \neq 0$; divide-by-2 when $A = 0$.					
			0	1	1	DM			-	ad divide-by-5 when $A \neq 0$; divide-by-4 when $A = 0$.					
			1	0	0	DM			-	ad divide-by-9 when $A \neq 0$; divide-by-8 when $A = 0$.					
			1	0	1	DM			•	and divide-by-17 when $A \neq 0$; divide-by-16 when $A = 0$.					
			1	1	0	DM			•	and divide-by-33 when A \neq 0; divide-by-32 when A = 0.					
			1	1 1 FD Divide-by-3. Select the signal that is connected to the STATUS pin											
7	<7:2>	STATUS	Select	t the si	gnal t	hat is o	connect	ed to		5 pin					
		Pin Control							Level or						
			<7>	-65	∠ E\	<4>	<3>	-25	Dynamic Signal	: Signal at STATUS Pin					
				0	0	0	0	0	LVL	Ground (dc).					
			0						DYN						
			0	0	0	0	0	1		N divider output (after the delay).					
			0	0	0	0	1	0	DYN	R divider output (after the delay).					
			0	0	0	0	1	1	DYN	A divider output.					
			0	0	0	1	0	0	DYN	Prescaler output.					
			0	0	0	1	0	1	DYN	PFD up pulse.					
			0	0	0	1	1	0	DYN	PFD down pulse.					
			0	Χ	Χ	Χ	Χ	Х	LVL	Ground (dc); for all other cases of 0XXXXX not specified.					
				•			•	_	11.0	The selections that follow are the same as REFMON.					
			1	0	0	0	0	0	LVL	Ground (dc).					
			1	0	0	0	0	1	DYN	REF1 clock (differential reference when in differential mode)					
			1	0	0	0	1	0	DYN	REF2 clock (N/A in differential mode).					
			1	0	0	0	1	1	DYN	Selected reference to PLL (differential reference when in differential mode).					
			1	0	0	1	0	0	DYN	Unselected reference to PLL (not available in differential mode).					
			1	0	0	1	0	1	LVL	Status of selected reference (status of differential reference) active high.					
			1	0	0	1	1	0	LVL	Status of unselected reference (not available in differential mode); active high.					
			1	0	0	1	1	1	LVL	Status REF1 frequency (active high).					
			1	0	1	0	0	0	LVL	Status REF2 frequency (active high).					
			1	0	1	0	0	1	LVL	(Status REF1 frequency) AND (status REF2 frequency).					
			1	0	1	0	1	0	LVL	(DLD) AND (status of selected reference) AND (status of VCO).					
			1	0	1	0	1	1	LVL	Status of VCO frequency (active high).					
			1	0	1	1	0	0	LVL	Selected reference (low = REF1, high = REF2).					
			1	0	1	1	0	1	LVL	Digital lock detect (DLD); active high.					
			1	0	1	1	1	0	LVL	Holdover active (active high).					
			1	0	1	1	1	1	LVL	LD pin comparator output (active high).					
			1	1	0	0	0	0	LVL	VS (PLL supply).					

Reg. Addr										
Hex)	Bit(s)	Name	Descr	iption	1					
			_			. 4.			Level or Dynamic	C' L CTATUS D'
			<7>			<4>	<3>		Signal	Signal at STATUS Pin
			1	1	0	0	0	1	DYN	REF1 clock (differential reference when in differential mode
			1	1	0	0	1	0	DYN	REF2 clock (not available in differential mode).
			1	1	0	0	1	1	DYN	Selected reference to PLL (differential reference when in differential mode).
			1	1	0	1	0	0	DYN	Unselected reference to PLL (not available when in differential mode).
			1	1	0	1	0	1	LVL	Status of selected reference (status of differential reference) active low.
			1	1	0	1	1	0	LVL	Status of unselected reference (not available in differential mode); active low.
			1	1	0	1	1	1	LVL	Status of REF1 frequency (active low).
			1	1	1	0	0	0	LVL	Status of REF2 frequency (active low).
			1	1	1	0	0	1	LVL	(Status of REF1 frequency) AND (status of REF2 frequency).
			1	1	1	0	1	0	LVL	(DLD) AND (status of selected reference) AND (status of VCO).
			1	1	1	0	1	1	LVL	Status of VCO Frequency (active low).
			1	1	1	1	0	0	LVL	Selected reference (low = REF2, high = REF1).
			1	1	1	1	0	1	LVL	Digital lock detect (DLD) (active low).
			1	1	1	1	1	0	LVL	Holdover active (active low).
			1	1	1	1	1	1	LVL	LD pin comparator output (active low).
7	<1:0>	Antibacklash	<1>	<0	> A	ntiba	cklash f	Pulse \	Width (ns)	
		Pulse Width	0	0	2	.9				
			0	1	1	.3				
			1	0	6	.0				
			1	1	2	.9				
8	<6:5>	Lock Detect Counter	Requii a locke				ımber o	f PFD	cycles with e	dges inside lock detect window before the DLD indicates
			<6>	<5	> P	FD Cy	cles to I	Deterr	nine Lock	
			0	0	5					
			0	1	1	6				
			1	0	6	4				
			1	1	2	55				
18	<4>	Digital Lock Detect	digital	lock d	letect	flag is				s to the PFD are less than the lock detect window time, the till the time difference is greater than the loss-of-lock threshold.
		Window	<4>=	_		-				
	. 2.	D: 11	<4> =							
8	<3>	Disable	Digita							
		Digital					tect ope	eration	•	
	1	Lock Detect	<3>=							
8		VCO Cal							-	he VCO calibration clock from the PLL reference clock.
		Divider	<2>	<1:		CO Ca	ibratio	n Cloc	k Divider	
			0	0	2					
			0	1	4					
			1	0	8	ع د ا	1+\			
0	٠٥٠	VCO C-1	D:±	1		6 (defa			This bo	at he towarded from Ote 1 in the continue of the Ti
18	<0>	VCO Cal Now	to initi	iate a o owed k	calibra by and	ation is other u	s: progra pdate b	am to a oit (Reg	a 0, followed gister 0x232<	It be toggled from 0 to 1 in the active registers. The sequence by an update bit (Register 0x232<0>); then programmed to 0>). This sequence gives complete control over when the g of other registers that can impact the calibration.

Reg. Addr	Rit(c)	Name	Desc	rinti	on					
19		R, A, B	< 7 >		<6>	Action				
12	<7.0 <i>></i>	Counters	0	(Do nothir	og on 5	SYNC	(dofault)	
		SYNC Pin	0	1		Asynchro	_		(delauit).	
		Reset	1	(Synchron				
		neset	1	1		Do nothir	_			
19	∠5·3 \	R Path Delay	· ~5·3`			ay (see Tak		JIIVC.	•	
19		N Path Delay				lay (see Tal				
1A	<6>	Reference Frequency	Sets	the re	eferenc	e (REF1/RE	F2) fre			or's detection threshold frequency. This does not affect d (see Table 16, REF1, REF2, and VCO Frequency Status Monitor).
		Monitor	<6>:	= 0; fı	requen	cy valid if	freque	ency is	s above the	e higher frequency threshold.
		Threshold	<6>:	= 1; fr	requen	cy valid if	freque	ency is	s above the	e lower frequency threshold.
1A	<5:0>	LD Pin	Selec	t the	signal	that is cor	necte	d to t	he LD pin.	
		Control				_			Level or Dynamic	
			_		<3>	<2>			Signal	Signal at LD Pin
			0	0	0	0	0	0	LVL	Digital lock detect (high = lock, low = unlock).
			0	0	0	0	0	1	DYN	P-channel, open-drain lock detect (analog lock detect).
			0	0	0	0	1	0 1	DYN HIZ	N-channel, open-drain lock detect (analog lock detect). High-Z LD pin.
			0	0	0	1	0	0	CUR	Current source lock detect (110 µA when DLD is true).
			0	Х	X	X	X	Х	LVL	Ground (dc); for all other cases of 0XXXXX not specified.
				^	^	^	^	^		The selections that follow are the same as REFMON.
			1	0	0	0	0	0	LVL	Ground (dc).
			1	0	0	0	0	1	DYN	REF1 clock (differential reference when in differential mode).
			1	0	0	0	1	0	DYN	REF2 clock (N/A in differential mode).
			1	0	0	0	1	1	DYN	Selected reference to PLL (differential reference when in differential mode).
			1	0	0	1	0	0	DYN	Unselected reference to PLL (not available in differential mode).
			1	0	0	1	0	1	LVL	Status of selected reference (status of differential reference); active high.
			1	0	0	1	1	0	LVL	Status of unselected reference (not available in differential mode); active high.
			1	0	0	1	1	1	LVL	Status REF1 frequency (active high).
			1	0	1	0	0	0	LVL	Status REF2 frequency (active high).
			1	0	1	0	0	1	LVL	(Status REF1 frequency) AND (status REF2 frequency).
			1	0	1	0	1	0	LVL	(DLD) AND (status of selected reference) AND (status of VCO).
			1	0	1	0	1	1	LVL	Status of VCO frequency (active high).
			1	0	1	1	0	0	LVL	Selected reference (low = REF1, high = REF2).
			1	0	1	1	0	1	LVL	Digital lock detect (DLD); active high.
			1	0	1	1 1	1	0	LVL LVL	Holdover active (active high). N/A—do not use.
			1	1	0	0	1 0	1 0	LVL	VS (PLL supply).
			1	1	0	0	0	1	DYN	REF1 clock (differential reference when in differential mode).
			1	1	0	0	1	0	DYN	REF2 clock (not available in differential mode).
			1	1	0	0	1	1	DYN	Selected reference to PLL (differential reference when in differential mode).
			1	1	0	1	0	0	DYN	Unselected reference to PLL (not available when in differential mode).
			1	1	0	1	0	1	LVL	Status of selected reference (status of differential reference); active low.

Reg. Addr										
	Bit(s)	Name	Desc	riptio	n					
(213(0)								Level or Dynamic	
				<4>		<2>			Signal	Signal at LD Pin
			1	1	0	1	1	0	LVL	Status of unselected reference (not available in differential mode); active low.
			1	1	0	1	1	1	LVL	Status of REF1 frequency (active low).
			1	1	1	0	0	0	LVL	Status of REF2 frequency (active low).
			1	1	1	0	0	1	LVL	(Status of REF1 frequency) AND (status of REF2 frequency).
			1	1	1	0	1	0	LVL	(DLD) AND (status of selected reference) AND (status of VCO).
			1	1	1	0	1	1	LVL	Status of VCO frequency (active low).
			1	1	1	1	0	0	LVL	Selected reference (low = REF2, high = REF1).
			1	1	1	1	0	1	LVL	Digital lock detect (DLD); active low.
			1	1	1	1	1	0	LVL	Holdover active (active low).
			1	1	1	1	1	1	LVL	N/A—do not use.
1B	<7>	VCO	Enab	le or c	lisable	VCO fre	equenc	y mon	itor.	
		Frequency				/CO fred				
		Monitor	<7> :	= 1; er	nable V	CO frec	uency	monit	or.	
1B	<6>	REF2 (REFIN)	Enab	le or c	lisable	REF2 fr	equen	cy mor	nitor.	
		Frequency				REF2 fre				
		Monitor				EF2 fre				
IB	<5>	REF1 (REFIN)								or both REF1 (single-ended) and REFIN (differential) inputs
		Frequency				fferenti				. Source in the second and the first (annerential) in page
		Monitor	<5>:	= 0; di	sable F	REF1 (RE	EFIN) fr	equen	cy monitoi	;
									y monitor	
1B	<4:0>	REFMON Pin							the REFMC	
		Control			5			Level	or	
			<4>	~3 >	<2>	<1>		Dynan Signal		nal at REFMON Pin
			0	0	0	0		LVL	_	und (dc).
			0	0	0	0		DYN		1 clock (differential reference when in differential mode).
			0	0	0	1		DYN		2 clock (N/A in differential mode).
			0	0	0	1		DYN		ected reference to PLL (differential reference when in
									diffe	erential mode).
			0	0	1	0		DYN		elected reference to PLL (not available in differential mode).
			0	0	1	0		LVL	acti	us of selected reference (status of differential reference); ve high.
			0	0	1	1	0	LVL		us of unselected reference (not available in differential mode); ve high.
			0	0	1	1	1	LVL	Stat	us REF1 frequency (active high).
			0	1	0	0	0	LVL	Stat	us REF2 frequency (active high).
			0	1	0	0	1	LVL	(Sta	tus REF1 frequency) AND (status REF2 frequency).
			0	1	0	1	0	LVL	(DLI	D) AND (status of selected reference) AND (status of VCO).
			0	1	0	1	1	LVL	Stat	us of VCO frequency (active high).
			0	1	1	0	0	LVL	Sele	ected reference (low = REF1, high = REF2).
			0	1	1	0	1	LVL	Digi	tal lock detect (DLD); active low.
			0	1	1	1	0	LVL	Hole	dover active (active high).
			0	1	1	1	1	LVL	LD	oin comparator output (active high).
			1	0	0	0	0	LVL	VS (PLL supply).
			1	0	0	0	1	DYN	REF	1 clock (differential reference when in differential mode).
			1	0	0	1		DYN		2 clock (not available in differential mode).
			1	0	0	1		DYN	Sele	ected reference to PLL (differential reference when in erential mode).

it(s)	Name	Desc	riptio					

		<4>	.2 5	<2>	<i>-</i> 15	۷05	Level or Dynamic Signal	Cignal at DEEMON Din
		1	0	1	0	0	DYN	Signal at REFMON Pin Unselected reference to PLL (not available when in differential mode).
		1	0	1	0	1	LVL	Status of selected reference (status of differential reference); active low.
		1	0	1	1	0	LVL	Status of unselected reference (not available in differential mode) active low.
		1	0	1	1	1	LVL	Status of REF1 frequency (active low).
		1	1	0	0	0	LVL	Status of REF2 frequency (active low).
		1	1	0	0	1	LVL	(Status of REF1 frequency) AND (status of REF2 frequency).
		1	1	0	1	0	LVL	(DLD) AND (status of selected reference) AND (status of VCO).
		1	1	0	1	1	LVL	Status of VCO frequency (active low).
		1	1	1	0	0	LVL	Selected reference (low = REF2, high = REF1).
		1	1	1	0	1	LVL	Digital lock detect (DLD); active low.
		1	1	1	1	0	LVL	Holdover active (active low).
		1	1	1	1	1	LVL	LD pin comparator output (active low).
7>	Disable	Disab	le or e	enable	the sw	itchov	er deglitch	circuit.
	Switchover	<7> =	= 0; en	able s	witcho	ver de	glitch circuit	
	Deglitch	<7> =	= 1; dis	sable s	witcho	ver de	glitch circui	t.
6>	Select REF2	If Reg	gister ()x1C<	5>=0,	select	reference fo	or PLL.
		<6> =	= 0; se	lect RE	F1.			
5>	Use REF_SEL	_						od of PLL reference selection.
	Pin			_				
4>						erence	e switchover	r. Single-ended reference mode must be selected by
		_						
	Switchover							
_	C: DEE0						witchover.	
3>	Stay on REF2						- 4 !	DEE1 status is used a sein
2.	DEED			•				
2>							tcnover is ai	sabled, this bit turns the REF2 power on.
	Power-On			•				
1.	DEE1							Sand and the bit to the DEF1 or a constant
1>							tcnover is ai	sabled, this bit turns the REF i power on.
	Power-On							
٥.	D:#*+:I						l: <i>CC</i> +! -	Laurein ale anded Cinale anded according a least fought
U>								
	Hererettee							,
				-				
4>	PI I Status							
1/						-		
	_				_			
3	55> 4> 1>	Switchover Deglitch 5> Select REF2 5> Use REF_SEL Pin 4> Automatic Reference Switchover 3> Stay on REF2 2> REF2 Power-On 1> REF1 Power-On Differential Reference	Switchover	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1	1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 0 0 1 1 1 1	1	1 1 0 0 0 LVL 1 1 1 0 0 1 LVL 1 1 1 1 0 0 LVL 1 1 1 1 0 0 LVL 1 1 1 1 1 0 LVL 1 1 1 1 1 1 LVL 27> Disable Switchover Deglitch Switchover Deglitch Solect REF2 If Register 0x1C<5> = 0, select reference for 60 = 0; select REF1. 6> = 0; select REF2. If Register 0x1C<4> = 0 (manual), set methors of 60 = 0; select REF2. If Register 0x1C<4> = 0 (manual), set methors of 60 = 0; select REF2. Solect REF2 If Register 0x1C<0> = 0. Switchover Reference Register 0x1C<0> = 0. Switchover 4> = 0; manual reference switchover. 4> = 1; automatic reference switchover. 4> = 1; automatic reference switchover. 4> = 0; return to REF1 automatically where 60 = 0; select reference switchover. 1> REF1 Power-On Solect REF2 When automatic reference switchover is displayed of 60 = 0; select reference switchover. 1> REF1 Power-On Select REF2 Stay on REF2 after switchover. 3> Stay on REF2 after switchover is displayed on the following of 60 on the

Reg. Addr (Hex)	Bit(s)	Name	Description
1D	<3>	LD Pin Comparator Enable	Enables the LD pin voltage comparator. This is used with the LD pin current source lock detect mode. When in the internal (automatic) holdover mode, this enables the use of the voltage on the LD pin to determine if the PLL was previously in a locked state (see Figure 51). Otherwise, this can be used with the REFMON and STATUS pins to monitor the voltage on this pin.
			<3> = 0; disable LD pin comparator; internal/automatic holdover controller treats this pin as true (high).
			<3> = 1; enable LD pin comparator.
1D	<2>	Holdover	Along with <0> enables the holdover function.
		Enable	<2> = 0; holdover disabled.
			<2> = 1; holdover enabled.
1D	<1>	External	Enables the external hold control through the SYNC pin. (This disables the internal holdover mode.)
		Holdover	<1> = 0; automatic holdover mode—holdover controlled by automatic holdover circuit.
		Control	$<1> = 1$; external holdover mode—holdover controlled by \overline{SYNC} pin.
1D	<0>	Holdover	Along with <2> enables the holdover function.
		Enable	<0> = 0; holdover disabled.
			<0> = 1; holdover enabled.
1F	<6>	VCO Cal	Readback register: status of the VCO calibration.
		Finished	<6> = 0; VCO calibration not finished.
			<6> = 1; VCO calibration finished.
1F	<5>	Holdover Active	Readback register: indicates if the part is in the holdover state (see Figure 51). This is not the same as holdover enabled.
			<5> = 0; not in holdover.
			<5> = 1; holdover state active.
1F	<4>	REF2	Readback register: indicates which PLL reference is selected as the input to the PLL.
		Selected	<4> = 0; REF1 selected (or differential reference if in differential mode).
			<4>=1; REF2 selected.
1F	<3>	VCO Frequency >	Readback register: indicates if the VCO frequency is greater than the threshold (see Table 16, REF1, REF2, and VCO Frequency Status Monitor).
		Threshold	<3> = 0; VCO frequency is less than the threshold.
			<3> = 1; VCO frequency is greater than the threshold.
1F	<2>	REF2 Frequency >	Readback register: indicates if the frequency of the signal at REF2 is greater than the threshold frequency set by Register 0x1A<6>.
		Threshold	<2> = 0; REF2 frequency is less than threshold frequency.
			<2> = 1; REF2 frequency is greater than threshold frequency.
1F	<1>	REF1 Frequency >	Readback register: indicates if the frequency of the signal at REF2 is greater than the threshold frequency set by Register 0x1A<6>.
		Threshold	<1> = 0; REF1 frequency is less than threshold frequency.
			<1> = 1; REF1 frequency is greater than threshold frequency.
1F	<0>	Digital Lock	Readback register: digital lock detect.
		Detect	<0> = 0; PLL is not locked.
			<0> = 1; PLL is locked.

Table 54. Fine Delay Adjust: OUT4 to OUT7

Reg. Addr			
		Name	Description
A0	<0>	OUT4 Delay	Bypass or use the delay function.
		Bypass	<0> = 0; use delay function.
			<0> = 1; bypass delay function.
A1	<5:3>	OUT4 Ramp	Selects the number of ramp capacitors used by the delay function. The combination of the number of the
		Capacitors	capacitors and the ramp current sets the delay full scale.
			<5> <4> <3> Number of Capacitors
			0 0 0 4
			0 0 1 3
			0 1 0 3
			0 1 1 2
			1 0 0 3
			1 0 1 2
			1 1 0 2
			1 1 1 1
A1	<2:0>	OUT4 Ramp Current	Ramp current for the delay function. The combination of the number of capacitors and the ramp current sets the delay full scale.
			<2> <1> <0> Current (μA)
			0 0 0 200
			0 0 1 400
			0 1 0 600
			0 1 1 800
			1 0 0 1000
			1 0 1 1200
			1 1 0 1400
-			1 1 1 1600
A2	<5:0>	OUT4	Selects the fraction of the full-scale delay desired (6-bit binary).
		Delay Fraction	000000 gives zero delay.
A3	<0>	OUT5 Delay	Only delay values up to 47 decimals (1011111b; 0x2F) are supported.
AS	<0>	•	Bypass or use the delay function.
		Bypass	<0> = 0; use delay function.
Λ.4	ر <u>۲.</u> 2۰	OUTE Dames	<0> = 1; bypass delay function.
A4	<5:5>	OUT5 Ramp Capacitors	Selects the number of ramp capacitors used by the delay function. The combination of the number of the capacitors and the ramp current sets the delay full scale.
		capacitors	<5> <4> <3> Number of Capacitors
			0 0 0 4
			0 0 1 3
			0 1 0 3
			0 1 1 2
			1 0 0 3
			1 0 1 2
			1 1 0 2
	<u> </u>		<u> </u>

Reg. Addr (Hex)	Bit(s)	Name	Description
A4	<2:0>	OUT5 Ramp Current	Ramp current for the delay function. The combination of the number of capacitors and the ramp current sets the delay full scale.
			<2> <1> <0> Current (μA)
			0 0 0 200
			0 0 1 400
			0 1 0 600
			0 1 1 800
			1 0 0 1000
			1 0 1 1200
			1 1 0 1400
			1 1 1 1600
A5	<5:0>	OUT5 Delay	Selects the fraction of the full-scale delay desired (6-bit binary).
		Fraction	000000 give zero delay.
Λ.	۷05	OUT C Delev	Only delay values up to 47 decimals (1011111b; 0x2F) are supported.
A6	<0>	OUT6 Delay	Bypass or use the delay function.
		Bypass	<0> = 0; use delay function.
A 7	۷۲.25	OUT C Dames	<0> = 1; bypass delay function. Colerate the power are of the power and by the delay function. The correlation of the power are of the power and by the delay function.
A7	<5:5>	OUT6 Ramp Capacitors	Selects the number of ramp capacitors used by the delay function. The combination of the number of capacitors and the ramp current sets the delay full scale.
		Capacitors	<5> <4> <3> Number of Capacitors
			0 0 0 4
			0 0 1 3
			0 1 0 3
			0 1 1 2
			1 0 0 3
			1 0 1 2
A7	∠2·0\	OUT6 Ramp	Ramp current for the delay function. The combination of the number of capacitors and the ramp
A/	<2.0>	Current	current sets the delay full scale.
		Carrent	<2> <1> <0> Current (μA)
			0 0 0 200
			0 0 1 400
			0 1 0 600
			0 1 1 800
			1 0 0 1000
			1 0 1 1200
			1 1 0 1400
			1 1 1 1600
A8	<5·0>	OUT6 Delay	Selects the fraction of the full-scale delay desired (6-bit binary).
Α0	\3.0>	Fraction	000000 gives zero delay.
			Only delay values up to 47 decimals (1011111b; 0x2F) are supported.
A9	<0>	OUT7 Delay	Bypass or use the delay function.
		Bypass	<0> = 0; use delay function.
		• •	<0> = 1; bypass delay function.

Reg. Addr (Hex)	Bit(s)	Name	Description							
AA	<5:3>	OUT7 Ramp Capacitors	Selects the number of ramp capacitors used by the delay function. The combination of the number of capacitors and the ramp current sets the delay full scale.							
			<5> <4> <3> Number of Capacitors							
			0 0 0 4							
			0 0 1 3							
			0 1 0 3							
			0 1 1 2							
			1 0 0 3							
			1 0 1 2							
			1 1 0 2							
			1 1 1 1							
AA	AA <2:0> OUT7 Ramp Ramp current for the delay function. The combination of the number of capacitors a current sets the delay full scale.									
			<2> <1> <0> Current Value (μA)							
			0 0 0 200							
			0 0 1 400							
			0 1 0 600							
			0 1 1 800							
			1 0 0 1000							
			1 0 1 1200							
			1 1 0 1400							
			1 1 1 1600							
٩B	<5:0>	OUT7 Delay	Selects the fraction of the full-scale delay desired (6-bit binary).							
		Fraction	000000 gives zero delay.							
			Only delay values up to 47 decimals (1011111b; 0x2F) are supported.							

Table 55. LVPECL Outputs

Reg. Addr						
(Hex)	Bit(s)	Name	Descr	iption		
F0	<4>	OUT0 Invert	Sets tl	he out	out polarity.	
			<4>=	0; nor	inverting.	
			<4>=	: 1; inve	erting.	
F0	<3:2>	OUT0 LVPECL	Sets tl	he LVP	ECL output differential voltage (V _{OD}).	
		Differential	<3>	<2>	V _{OD} (mV)	
		Voltage	0	0	400	
			0	1	600	
			1	0	780	
			1	1	960	
F0	<1:0>	OUT0	LVPEC	L pow	er-down modes.	
		Power-Down	<1>	<0>	Mode	Output
			0	0	Normal operation.	On
			0	1	Partial power-down, reference on; use only if there are no external load resistors.	Off
			1	0	Partial power-down, reference on, safe LVPECL power-down.	Off
			1	1	Total power-down, reference off; use only if there are no external load resistors.	Off
F1	<4>	OUT1 Invert	Sets tl	he out	out polarity.	
			<4>=	0; nor	inverting.	
			<4>=	: 1; inve	erting.	

Reg. Addr (Hex)	Rit(s)	Name	Desc	criptio	n						
F1			_		PECL output differential voltage (Vop).						
		Differential			V _{OD} (mV)						
		Voltage	0	0	400						
			0	1	600						
			1	0	780						
			1	1	960						
F1	<1:0>	OUT1	LVPE	CL pov	ver-down modes.						
		Power-Down	<1>	<0>	Mode	Output					
			0	0	Normal operation.	On					
			0	1	Partial power-down, reference on; use only if there are no external load resistors.	Off					
			1	0	Partial power-down, reference on, safe LVPECL power-down.	Off					
			1	1	Total power-down, reference off; use only if there are no external load resistors.	Off					
F4	<4>	OUT2 Invert	Sets	Sets the output polarity.							
			<4>	= 0; no	ninverting.						
			<4>	= 1; in\	verting.						
F4	<3:2>	OUT2 LVPECL	Sets	the LVI	PECL output differential voltage (VoD).						
		Differential	<3>	<2>	V _{OD} (mV)						
		Voltage	0	0	400						
			0	1	600						
			1	0	780						
			1	1	960						
F4	<1:0>	OUT2		•	ver-down modes.						
		Power-Down			Mode	Output					
			0	0	Normal operation.	On					
			0	1	Partial power-down, reference on; use only if there are no external load resistors.	Off					
			1	0	Partial power-down, reference on, safe LVPECL power-down.	Off					
			1	1	Total power-down, reference off; use only if there are no external load resistors.	Off					
F5	<4>	OUT3 Invert			tput polarity.						
					ninverting.						
	12.25	OLITA LVIDEGI			verting.						
F5	<3:2>	OUT3 LVPECL Differential			PECL output differential voltage (V _{OD}).						
					V _{oD} (mV)						
		Voltage	0	0	400						
			0		600 780						
			<u> </u>		960						
F5	<1·0>	OUT3	I V/DE		ver-down modes.						
1)	\1.0>	Power-Down	<1>	•	Mode	Output					
		I OWEL-DOWII	0	0	Normal operation.	On					
			0	1	Partial power-down, reference on; use only if there are no external load resistors.	Off					
			1		Partial power-down, reference on, safe LVPECL power-down.	Off					
			11	0							

Table 56. LVDS/CMOS Outputs

Reg.	30. LV	DS/CMOS Outputs							
Addr	5								
(Hex)		Name		riptio		75 1		2100	
140	:5	OUT4 Output Polarity					output polarity of each C nes LVDS polarity.	.MOS output.	
						OUT4A (CMOS		OUT4 (LVDS)	
				0		Noninverting	Inverting	Noninverting	
			0	1		Noninverting	Noninverting	Noninverting	
			1	0	0	Inverting	Inverting	Noninverting	
			1	1	0	Inverting	Noninverting	Noninverting	
			0	0	1	Inverting	Noninverting	Inverting	
			0	1	1	Inverting	Inverting	Inverting	
			1	0	1	Noninverting	Noninverting	Inverting	
			1	1	1	Noninverting	Inverting	Inverting	
140	<4>	OUT4 CMOS B	In CN	10S m	node, t	urn on/off the C	MOS B output. There is n	o effect in LVDS mode.	
			<4>=	= 0; tu	ırn off	the CMOS B out	put.		
			<4> :	= 1; tu	ırn on	the CMOS B out	put.		
140	<3>	OUT4 Select LVDS/CMOS	Selec	t LVD	S or CN	MOS logic levels			
			<3>=	= 0; L\	/DS.				
			<3>=	= 1; CI	MOS.				
140	<2:1>	OUT4 LVDS Output Current	Set o	utput	currer	nt level in LVDS	mode. This has no effect	in CMOS mode.	
			<2>	<1:	> Cur	rrent (mA) F	Recommended Termina	tion (Ω)	
			0	0	1.75	5 1	00		
			0	1	3.5		00		
			1	0	5.25	5 5	60		
			1	1	7	5	50		
140	<0>	OUT4 Power-Down	Power-down output (LVDS/CMOS). <0> = 0; power on.						
					ower o				
141	<7:5>	OUT5 Output Polarity					output polarity of each C nes LVDS polarity.	MOS output.	
			<7>	<6>	<5>	OUT5A (CMO	S) OUT5B (CMOS)	OUT5 (LVDS)	
			0	0	0	Noninverting	Inverting	Noninverting	
			0	1	0	Noninverting	Noninverting	Noninverting	
			1	0	0	Inverting	Inverting	Noninverting	
			1	1	0	Inverting	Noninverting	Noninverting	
			0	0	1	Inverting	Noninverting	Inverting	
			1 -	1	1	Inverting	Inverting	Inverting	
			I -	0	1	Noninverting	Noninverting	Inverting	
				1	1	Noninverting	Inverting	Inverting	
141	<4>	OUT5 CMOS B					MOS B output. There is n	o effect in LVDS mode.	
				-		the CMOS B out	•		
						the CMOS B out	•		
141	<3>	OUT5 Select LVDS/CMOS				MOS logic levels			
				= 0; L\					
				= 1; CI					
141	<2:1>	OUT5 LVDS Output Current					mode. This has no effect		
			<2>				Recommended Termina	tion (Ω)	
			0	0	1.75		00		
			0	1	3.5		00		
			1	0	5.25		50		
			1	1	7	5	0		

Rev. 0 | Page 72 of 80

g. dr								
	Name	Desc	criptio	n				
<0>	OUT5 Power-Down	Pow	er-dov	vn out	tput (LVDS/CMOS).			
		<0>	= 0; po	ower c	on.			
		<0>	= 1; po	ower c	off.			
2 <7:5>	OUT6 Output Polarity				<7:5> select the ou nly <5> determine	tput polarity of each s LVDS polarity.	CMOS output.	
		<7>	<6>	<5>	OUT6A (CMOS)	OUT6B (CMOS)	OUT6 (LVDS)	
		0	0	0	Noninverting	Inverting	Noninverting	
		0	1	0	Noninverting	Noninverting	Noninverting	
		1	0	0	Inverting	Inverting	Noninverting	
		1	1	0	Inverting	Noninverting	Noninverting	
		0	0	1	Inverting	Noninverting	Inverting	
		0	1	1	Inverting	Inverting	Inverting	
		1	0	1	Noninverting	Noninverting	Inverting	
		1	1	1	Noninverting	Inverting	Inverting	
2 <4>	OUT6 CMOS B	In CI	MOS m	ode, t	turn on/off the CM	OS B output. There is	no effect in LVDS mode.	
	<4> = 0; turn off the CMOS B output.		•					
			-		the CMOS B outpu			
2 <3>	OUT6 Select LVDS/CMOS				· · · · · · · · · · · · · · · · · · ·	···		
. (3)	oo to select EvBs, embs	Select LVDS or CMOS logic levels. <3>= 0: LVDS.						
		_	= 1; CI					
2 <2:1>	OUT6 LVDS Output Current				nt level in LVDS mo	nde This has no effect	t in CMOS mode	
<2:1> OUT6 LVDS Output Current Set output current level in LVDS mode. This has no effect in <2> <1> Current (mA) Recommended Terminat								
		0	(.75 100			
		0	1		.5 100			
		1	(.25 50	•		
		1	1					
0.	OLITA Davida Davida	I						
2 <0>	OUT6 Power-Down				tput (LVDS/CMOS).			
			= 0; po					
			= 1; po					
3 <7:5>	OUT7 Output Polarity	In CMOS mode, <7:5> select the output polarity of each CMOS output. In LVDS mode, only <5> determines LVDS polarity.						
		<7>	<6>	<5>	OUT7A (CMOS)	OUT7B (CMOS)	OUT7 (LVDS)	
		0	0	0	Noninverting	Inverting	Noninverting	
		0	1	0	Noninverting	Noninverting	Noninverting	
		1	0	0	Inverting	Inverting	Noninverting	
		1	1	0	Inverting	Noninverting	Noninverting	
		0	0	1	Inverting	Noninverting	Inverting	
		0	1	1	Inverting	Inverting	Inverting	
		1	0	1	Noninverting	Noninverting	Inverting	
		1	1	1	=	=	Inverting	
3 <4>	OUT7 CMOS B	In CI	MOS m	ode, t			no effect in LVDS mode.	
						•		
			-		•			
3 <3>	OUT7 Select LVDS/CMOS				MOS logic levels.			
	January Science Evision Civios		= 0; L\					
		\) /	- ∪, ∟∨	J.				
	OUT7 CMOS B OUT7 Select LVDS/CMOS	1 0 0 1 1 In CN <4>	1 0 1 0 1 MOS m = 0; tu = 1; tu	0 1 1 1 1 node, t	Inverting Inverting Inverting Noninverting Noninverting turn on/off the CMO the CMOS B outputhe CMOS B outputhe	Noninverting Noninverting Inverting Noninverting Inverting OS B output. There is	Noninve Invertin Invertin Invertin	

Reg. Addr						
(Hex)	Bit(s)	Name	Des	cripti	ion	
143	<2:1>	OUT7 LVDS Output Current	Set	outpu	ıt current level ir	LVDS mode. This has no effect in CMOS mode.
			<2>	<1>	Current (mA)	Recommended Termination (Ω)
			0	0	1.75	100
			0	1	3.5	100
			1	0	5.25	50
			1	1	7	50
143	<0>	OUT7 Power-Down	Pow	er-do	wn output (LVD	S/CMOS).
			<0>	= 0;	oower on.	
			<0>	= 1;	oower off.	

Table 57. LVPECL Channel Dividers

Reg. Addr (Hex)	Bit(s)	Name	Description
190	<7:4>	Divider 0 Low Cycles	Number of clock cycles of the divider input during which divider output stays low.
190	<3:0>	Divider 0 High Cycles	Number of clock cycles of the divider input during which divider output stays high.
191	<7>	Divider 0 Bypass	Bypass and power-down the divider; route input to divider output.
191		Divider o Bypass	sypass and power-down the divider; route input to divider output. <7> = 0; use divider.
			<7> = 0, use divider. <7> = 1; bypass divider.
191	<6>	Divider 0 Nosync	Nosync.
171	\0 >	Divider o Nosyrie	<6> = 0; obey chip-level SYNC signal.
			<6> = 1; ignore chip-level SYNC signal.
191	<5>	Divider 0 Force High	Force divider output to high. This requires that nosync also be set.
	10,	January of oree ring.	<5> = 0; divider output forced to low.
			<5> = 1; divider output forced to high.
191	<4>	Divider 0 Start High	Selects clock output to start high or start low.
			<4> = 0; start low.
			<4> = 1; start high.
191	<3:0>	Divider 0 Phase Offset	Phase offset.
192	<1>	Divider 0 Direct to Output	Connect OUT0 and OUT1 to Divider 0 or directly to VCO or CLK.
			<1> = 0: OUT0 and OUT1 are connected to Divider 0.
			<1>=1: If $0x1E1<1:0>=10b$, the VCO is routed directly to OUT0 and OUT1. If $0x1E1<1:0>=00b$, the CLK is routed directly to OUT0 and OUT1. If $0x1E1<1:0>=01b$, there is no effect.
192	<0>	Divider 0 DCCOFF	Duty-cycle correction function.
			<0> = 0; enable duty-cycle correction.
			<0> = 1; disable duty-cycle correction.
196	<7:4>	Divider 1 Low Cycles	Number of clock cycles of the divider input during which divider output stays low.
196	<3:0>	Divider 1 High Cycles	Number of clock cycles of the divider input during which divider output stays high.
197	<7>	Divider 1 Bypass	Bypass and power-down the divider; route input to divider output.
			<7> = 0; use divider.
			<7> = 1; bypass divider.
197	<6>	Divider 1 Nosync	Nosync.
			<6> = 0; obey chip-level SYNC signal.
			<6> = 1; ignore chip-level SYNC signal.
197	<5>	Divider 1 Force High	Force divider output to high. This requires that nosync also be set.
			<5> = 0; divider output forced to low.
			<5> = 1; divider output forced to high.

Reg. Addr (Hex)	Bit(s)	Name	Description
197	<4>	Divider 1 Start High	Selects clock output to start high or start low.
			<4>=0; start low.
			<4> = 1; start high.
197	<3:0>	Divider 1 Phase Offset	Phase offset.
198	<1>	Divider 1 Direct to Output	Connect OUT2 and OUT3 to Divider 2 or directly to VCO or CLK.
			<1> = 0; OUT2 and OUT3 are connected to Divider 1.
			<1>= 1:
			If $0x1E1<1:0> = 10b$, the VCO is routed directly to OUT2 and OUT3.
			If $0x1E1<1:0> = 00b$, the CLK is routed directly to OUT2 and OUT3.
			If $0x1E1<1:0> = 01b$, there is no effect.
198	<0>	Divider 1 DCCOFF	Duty-cycle correction function.
			<0> = 0; enable duty-cycle correction.
			<0> = 1; disable duty-cycle correction.

Table 58. LVDS/CMOS Channel Dividers

Reg. Addr (Hex)	Bit(s)	Name	Description			
199	<7:4>	Low Cycles Divider 2.1	Number of clock cycles of 2.1 divider input during which 2.1 output stays low.			
199	<3:0>	High Cycles Divider 2.1	Number of clock cycles of 2.1 divider input during which 2.1 output stays high.			
19A	<7:4>	Phase Offset Divider 2.2	Refer to LVDS/CMOS channel divider function description.			
19A	<3:0>	Phase Offset Divider 2.1	Refer to LVDS/CMOS channel divider function description.			
19B	<7:4>	Low Cycles Divider 2.2	Number of clock cycles of 2.2 divider input during which 2.2 output stays low.			
19B	<3:0>	High Cycles Divider 2.2	Number of clock cycles of 2.2 divider input during which 2.2 output stays high.			
19C	<5>	Bypass Divider 2.2	Bypass (and power-down) 2.2 divider logic, route clock to 2.2 output. <5> = 0; do not bypass. <5> = 1; bypass.			
19C	<4>	Bypass Divider 2.1	Bypass (and power-down) 2.1 divider logic, route clock to 2.1 output. <4> = 0; do not bypass. <4> = 1; bypass.			
19C	<3>	Divider 2 Nosync	Nosync. <3> = 0; obey chip-level SYNC signal. <3> = 1; ignore chip-level SYNC signal.			
19C	<2>	Divider 2 Force High	Force Divider 2 output high. Requires that nosync also be set. <2> = 0; force low. <2> = 1; force high.			
19C	<1>	Start High Divider 2.2	Divider 2.2 start high/low. <1> = 0; start low. <1> = 1; start high.			
19C	<0>	Start High Divider 2.1	Divider 2.1 start high/low. <0> = 0; start low. <0> = 1; start high.			
19D	<0>	Divider 2 DCCOFF	Duty-cycle correction function. <0> = 0; enable duty-cycle correction. <0> = 1; disable duty-cycle correction.			
19E	<7:4>	Low Cycles Divider 3.1	Number of clock cycles of divider 3.1 input during which 3.1 output stays low.			
19E	<3:0>	High Cycles Divider 3.1	Number of clock cycles of 3.1 divider input during which 3.1 output stays high.			
19F	<7:4>	Phase Offset Divider 3.2	Refer to LVDS/CMOS channel divider function description.			

Reg. Addr (Hex)	Bit(s)	Name	Description			
19F	<3:0>	Phase Offset Divider 3.1	Refer to LVDS/CMOS channel divider function description.			
1A0	<7:4>	Low Cycles Divider 3.2	Number of clock cycles of 3.2 divider input during which 3.2 output stays low.			
1A0	<3:0>	High Cycles Divider 3.2	Number of clock cycles of 3.2 divider input during which 3.2 output stays high.			
1A1	<5>	Bypass Divider 3.2	Bypass (and power-down) 3.2 divider logic, route clock to 3.2 output. <5> = 0; do not bypass. <5> = 1; bypass.			
1A1	<4>	Bypass Divider 3.1 Bypass (and power-down) 3.1 divider logic, route clock to 3.1 output. 4> = 0; do not bypass. 4> = 1; bypass.				
1A1	<3>	Divider 3 Nosync	Nosync. <3> = 0; obey chip-level SYNC signal. <3> = 1; ignore chip-level SYNC signal.			
1A1	<2>	Divider 3 Force High	Force Divider 3 output high. Requires that nosync also be set. <2> = 0; force low. <2> = 1; force high.			
1A1	<1>	Start High Divider 3.2	Divider 3.2 start high/low. <1> = 0; start low. <1> = 1; start high.			
1A1	<0>	Start High Divider 3.1	Divider 3.1 start high/low. <0> = 0; start low. <0> = 1; start high.			
1A2	<0>	Divider 3 DCCOFF	Duty-cycle correction function. <0> = 0; enable duty-cycle correction. <0> = 1; disable duty-cycle correction.			

Table 59. VCO Divider and CLK Input

Reg. Addr						
	Bit(s)	Name	Description			
1E0	<2:0>	VCO Divider	<2>	<1>	<0>	Divide
			0	0	0	2
			0	0	1	3
			0	1	0	4
			0	1	1	5
			1	0	0	6
			1	0	1	Output static
			1	1	0	Output static
			1	1	1	Output static
1E1	<4>	Power-Down Clock Input Section	Power down th	e clock input se	ction (including	CLK buffer, VCO divider, and CLK tree).
			<4> = 0; norma	l operation.		
			<4> = 1; power	-down.		
1E1	<3>	Power-Down VCO Clock Interface	Power down th	e interface bloc	k between VCO	and clock distribution.
			<3> = 0; norma	l operation.		
			<3> = 1; power	-down.		
1E1	<2>	Power-Down VCO and CLK	Power down bo	oth VCO and CLI	(input.	
			<2> = 0; norma	al operation.		
			<2> = 1; power	-down.		

Reg. Addr (Hex)	Bit(s)	Name	Description
1E1	<1>	Select VCO or CLK	Select either the VCO or the CLK as the input to VCO divider.
			<1> = 0; select external CLK as input to VCO divider.
			<1>=1; select VCO as input to VCO divider; cannot bypass VCO divider when this is selected.
1E1	<0>	Bypass VCO Divider	Bypass or use the VCO divider.
			<0> = 0; use VCO divider.
			<0> = 1; bypass VCO divider; cannot select VCO as input when this is selected.

Table 60. System

Reg. Addr (Hex)	Bit(s)	Name	Description
230	<2>	Power-Down SYNC	Power down the SYNC function.
			<2> = 0; normal operation of the SYNC function.
			<2> = 1; power-down SYNC circuitry.
230	<1>	Power-Down Distribution Reference	Power down the reference for distribution section.
			<1> = 0; normal operation of the reference for the distribution section.
			<1> = 1; power down the reference for the distribution section.
230	<0>	Soft SYNC	The soft SYNC bit works the same as the SYNC pin, except that the polarity of the bit is reversed. That is, a high level forces selected channels into a predetermined static state, and a 1-to-0 transition triggers a SYNC.
			$<0> = 0$; same as $\overline{\text{SYNC}}$ high. $<0> = 1$; same as $\overline{\text{SYNC}}$ low.

Table 61. Update All Registers

Reg. Addr (Hex)	Bit(s)	Name	Description
232		Registers	This bit must be set to 1 to transfer the contents of the buffer registers into the active registers. This happens on the next SCLK rising edge. This bit is self-clearing; that is, it does not have to be set back to 0. <0> = 1 (self-clearing); update all active registers to the contents of the buffer registers.

APPLICATION NOTES

USING THE AD9517 OUTPUTS FOR ADC CLOCK APPLICATIONS

Any high speed ADC is extremely sensitive to the quality of its sampling clock. An ADC can be thought of as a sampling mixer, and any noise, distortion, or timing jitter on the clock is combined with the desired signal at the analog-to-digital output. Clock integrity requirements scale with the analog input frequency and resolution, with higher analog input frequency applications at ≥ 14 -bit resolution being the most stringent. The theoretical SNR of an ADC is limited by the ADC resolution and the jitter on the sampling clock. Considering an ideal ADC of infinite resolution where the step size and quantization error can be ignored, the available SNR can be expressed approximately by

$$SNR(dB) = 20 \times \log \left(\frac{1}{2\pi f_A t_J} \right)$$

where:

 f_A is the highest analog frequency being digitized. t_I is the rms jitter on the sampling clock.

Figure 68 shows the required sampling clock jitter as a function of the analog frequency and effective number of bits (ENOB).




Figure 68. SNR and ENOB vs. Analog Input Frequency

See the AN-756 application note and the AN-501 application note at www.analog.com.

Many high performance ADCs feature differential clock inputs to simplify the task of providing the required low jitter clock on a noisy PCB. (Distributing a single-ended clock on a noisy PCB can result in coupled noise on the sample clock. Differential distribution has inherent common-mode rejection that can provide superior clock performance in a noisy environment.) The AD9517 features both LVPECL and LVDS outputs that provide differential clock outputs, which enable clock solutions that maximize converter SNR performance. The input requirements of the ADC (differential or single-ended, logic level termination) should be considered when selecting the best clocking/converter solution.

LVPECL CLOCK DISTRIBUTION

The LVPECL outputs of the AD9517 provide the lowest jitter clock signals available from the AD9517. The LVPECL outputs (because they are open emitter) require a dc termination to bias the output transistors. The simplified equivalent circuit in Figure 57 shows the LVPECL output stage.

In most applications, an LVPECL far-end Thevenin termination is recommended, as shown in Figure 69. The resistor network is designed to match the transmission line impedance (50 Ω) and the switching threshold (V_S – 1.3 V).




Figure 69. LVPECL Far-End Thevenin Termination




Figure 70. LVPECL with Parallel Transmission Line

LVDS CLOCK DISTRIBUTION

The AD9517 provides four clock outputs (OUT4 to OUT7) that are selectable as either CMOS or LVDS level outputs. LVDS is a differential output option that uses a current mode output stage. The nominal current is 3.5 mA, which yields 350 mV output swing across a 100 Ω resistor. The LVDS output meets or exceeds all ANSI/TIA/EIA-644 specifications.

A recommended termination circuit for the LVDS outputs is shown in Figure 71.




Figure 71. LVDS Output Termination

See the AN-586 application note at www.analog.com for more information on LVDS.

CMOS CLOCK DISTRIBUTION

The AD9517 provides four clock outputs (OUT4 to OUT7) that are selectable as either CMOS or LVDS level outputs. When selected as CMOS, each output becomes a pair of CMOS outputs, each of which can be individually turned on or off and set as noninverting or inverting. These outputs are 3.3 V CMOS compatible.

Whenever single-ended CMOS clocking is used, some of the following general guidelines should be used.

Point-to-point nets should be designed such that a driver has only one receiver on the net, if possible. This allows for simple termination schemes and minimizes ringing due to possible mismatched impedances on the net. Series termination at the source is generally required to provide transmission line matching and/or to reduce current transients at the driver. The value of the resistor is dependent on the board design and timing requirements (typically $10~\Omega$ to $100~\Omega$ is used). CMOS outputs are also limited in terms of the capacitive load or trace length that they can drive. Typically, trace lengths less than 3 inches are recommended to preserve signal rise/fall times and preserve signal integrity.




Figure 72. Series Termination of CMOS Output

Termination at the far-end of the PCB trace is a second option. The CMOS outputs of the AD9517 do not supply enough current to provide a full voltage swing with a low impedance resistive, far-end termination, as shown in Figure 73. The far-end termination network should match the PCB trace impedance and provide the desired switching point. The reduced signal swing may still meet receiver input requirements in some applications. This can be useful when driving long trace lengths on less critical nets.





Figure 73. CMOS Output with Far-End Termination

Because of the limitations of single-ended CMOS clocking, consider using differential outputs when driving high speed signals over long traces. The AD9517 offers both LVPECL and LVDS outputs that are better suited for driving long traces where the inherent noise immunity of differential signaling provides superior performance for clocking converters.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2

Figure 74. 48-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 7 mm × 7 mm Body, Very Thin Quad CP-48-1 Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD9517-1BCPZ ¹	−40°C to +85°C	48-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-48-1
AD9517-1BCPZ-REEL7 ¹	-40°C to +85°C	48-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-48-1
AD9517-1/PCBZ ¹		Evaluation Board	

¹ Z = RoHS Compliant Part.

