- High Performance 1:5 PLL Clock Synchronizer
- Two Clock Inputs: VCXO_IN Clock Is Synchronized To REF_IN Clock
- Synchronizes Frequencies Up To 800 MHz (VCXO_IN)
- Supports Five Differential LVPECL Outputs
- Each Output Frequency Is Selectable By x1, /2, /4, /8, /16
- All Outputs Are Synchronized
- Integrated Low-Noise OPA For External Low-Pass Filter
- Efficient Jitter Screening From Low PLL Loop Bandwidth
- Low-Phase Noise Characteristic
- Programmable Delay For Phase Adjustments
- Predivider Loop BW Adjustment
- SPI Controllable Division Setting
- Power-Up Control Forces LVPECL Outputs to 3-State at VCC $<1.5 \mathrm{~V}$
- 3.3-V Power Supply
- Packaged In 64-Pin BGA (0,8 mm Pitch ZVA) or 48-Pin QFN (RGZ)
- Industrial Temperature Range $-40^{\circ} \mathrm{C}$ To $85^{\circ} \mathrm{C}$


## description

The CDC7005 is a high-performance, low-phase noise, and low-skew clock synthesizer and jitter cleaner that synchronizes the voltage controlled crystal oscillator (VCXO) frequency to the reference clock. The programmable predividers M and N give a high flexibility to the frequency ratio of the reference clock to VCXO: VCXO_IN/ REF_IN = (NxP)/M. The VCXO_IN clock operates up to 800 MHz . Through the selection of external VCXO and loop filter components, the PLL loop bandwidth and damping factor can be adjusted to meet different system requirements. Each of the five differential LVPECL outputs are programmable by the serial peripheral interface (SPI). The SPI allows individual control of frequency and enable/disable state of each output. The device operates in 3.3-V environment. The built-in latches ensure that all outputs are synchronized.

The CDC7005 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## CDC7005

## 3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER

SCAS685L-DECEMBER 2002 - REVISED JUNE 2009

## functional block diagram



Pin Functions

| PIN |  |  | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| NAME | BGA | QFN |  |  |
| $\mathrm{AV}_{\mathrm{CC}}$ | C3, C4, C5, C6, C7 | 27, 30, 32, 38, 39 | Power | 3.3-V analog power supply |
| CP_OUT | A4 | 31 | 0 | Charge pump output |
| CTRL_LE | A1 | 36 | 1 | LVCMOS input, control load enable for serial programmable interface (SPI) with hysteresis. Unused or floating inputs must be tied to proper logic level. It is recommend to use a $20 \mathrm{k} \Omega$ or larger pull-up resistor to VCC. |
| CTRL_CLK | A2 | 35 | 1 | LVCMOS input, serial control clock input for SPI, with hysteresis. Unused or floating inputs must be tied to proper logic level. It is recommend to use a $20 \mathrm{k} \Omega$ or larger pull-up resistor to VCC. |
| CTRL_DATA | A3 | 33 | 1 | LVCMOS input, serial control data input for SPI, with hysteresis. Unused or floating inputs must be tied to proper logic level. It is recommend to use a $20 \mathrm{k} \Omega$ or larger pull-up resistor to VCC. |
| GND | B2, B3, B4, B5, B6, <br> B7, B8, C2, D2, D3, <br> D4, D5, D6, E2, F2, <br> F3, F4, F5, F6 | Thermal pad and pin 24 | Ground | Ground |
| I_REF | C1 | 40 | 0 | Current path for external reference resistor ( $12 \mathrm{k} \Omega \pm 1 \%$ ) to support an accurate charge pump current, optional. Do not use any capacitor across this resistor to prevent noise coupling via this node. If internal $12 \mathrm{k} \Omega$ is selected (default setting), this pin can be left open. |
| NC | - | 34 | - | Not connected |
| NPD | H1 | 1 | I | LVCMOS input, asynchronous power down (PD) signal active on low. Switches all current sources off, resets all dividers to default values, and 3 -states all outputs. Has an internal $150-\mathrm{k} \Omega$ pullup resistor. <br> Note 2: It is recommended to ramp up NPD at the same time with VCC and AVCC or later. The ramp up rate should not be faster than the ramp up rate of VCC and AVCC |
| NRESET | H8 | 14 | 1 | LVCMOS input, asynchronous reset signal active on low. Resets the counter of all dividers to zero keeping its divider values the same. It has an internal $150-\mathrm{k} \Omega$ pullup resistor. Yx outputs are switched low during reset. |
| OPA_IN | A5 | 29 | 1 | Inverting input of the op amp, see Note 1 |
| OPA_OUT | A7 | 26 | 0 | Output of the op amp, see Note 1 |
| OPA_IP | A6 | 28 | 1 | Noninverting input of the op amp, see Note 1 |
| REF_IN | B1 | 37 | 1 | LVCMOS reference clock input |
| STATUS_LOCK | A8 | 25 | 0 | This pin is high if the PLL lock definition is valid. PLL lock definition means the rising edge of REF_IN clock and VCXO_IN clock for PFD are inside the lock detect window for at least five successive input clock cycles. If the rising edge of REF_IN clock and VCXO_IN clock are out of the selected lock detect window, this pin will be low, but it does not refer to the real lock condition of the PLL. This means, that i.e. due to a strong jitter at REF_IN or VCXO_IN STATUS_LOCK can be low, even if the PLL is in Lock. The PLL is in lock for sure, if STATUS_LOCK is high. See Table 8 and Figure 4. |
| STATUS_REF | C8 | 23 | 0 | LVCMOS output provides the status of the reference input (frequencies above 3.5 MHz are interpreted as valid clock, active high) |
| STATUS_VCXO | D8 | 22 | 0 | LVCMOS outputs provides the status of the VCXO input (frequencies above 10 MHz are interpreted as valid clock, active high) |

## 3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER

SCAS685L- DECEMBER 2002 - REVISED JUNE 2009

| VCC | D7, E3, E4, E5, E6, <br> E7, E8, F7, G2, G3, <br> G4, G5, G6, G7 | $2,5,6,9,10,13$, <br> $15,18,19,20$, <br> $21,41,44,45,48$ | Power | $3.3-V$ supply <br> VCC and AVCC should have always same supply voltage |
| :--- | :---: | :---: | :---: | :--- |
| VCXO_IN | D1 | 42 | I | VCXO LVPECL input |
| VCXO_INB | E1 | 43 | I | Complementary VCXO LVPECL input |
| Y[0:4] | F1, H2, H4, H6, G8 | $46,3,7,11,16$ | O | LVPECL output |
| Y[0:4]B | G1, H3, H5, H7, F8 | $47,4,8,12,17$ | O | Complementary LVPECL output |

NOTE 1: If the internal operational amplifier is not used, these pins can be left open.

## SPI control interface

The serial interface of the CDC7005 is a simple SPI-compatible interface for writing to the registers of the device. It consists of three control lines: CTRL_CLK, CTRL_DATA, and CTRL_LE. There are four 32-bit wide registers, which can be addressed by the two LSBs of a transferred word (bit 0 and bit 1). Every transmitted word must have 32 bits, starting with MSB first. Each word can be written separately. It is recommended to program Word 0 , Word 1, Word 2 and Word 3 right after power up and NPD becomes HIGH. The transfer is initiated with the falling edge of CTRL_LE; as long as CTRL_LE is high, no data can be transferred. During CTRL_LE, low data can be written. The data has to be applied at CTRL_DATA and has to be stable before the rising edge of CTRL_CLK. The transmission is finished by a rising edge of CTRL_LE. With the rising edge of CTRL_LE, the new word is asynchronously transferred to the internal register (e.g., N, M, P, ...). Each word has to be separately transmitted by this procedure. Unused or floating inputs must be tied to proper logic level. It is recommend to use a $20 \mathrm{k} \Omega$ or larger pull-up resistor to VCC.


Figure 1. Timing Diagram SPI Control Interface

Table 1. Word 0

| BIT | BIT NAME |  | DESCRIPTION / FUNCTION | TYPE | POWER-UP CONDITION | PIN <br> AFFECTED |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | C0 |  | Register selection | W | 0 |  |
| 1 | C1 |  | Register selection | W | 0 |  |
| 2 | M0 | Reference Divider M | Reference divider M bit 0 | W | 1 |  |
| 3 | M1 |  | Reference divider M bit 1 | W | 1 |  |
| 4 | M2 |  | Reference divider M bit 2 | W | 1 |  |
| 5 | M3 |  | Reference divider M bit 3 | W | 1 |  |
| 6 | M4 |  | Reference divider M bit 4 | W | 1 |  |
| 7 | M5 |  | Reference divider M bit 5 | W | 1 |  |
| 8 | M6 |  | Reference divider M bit 6 | W | 1 |  |
| 9 | M7 |  | Reference divider M bit 7 | W | 0 |  |
| 10 | M8 |  | Reference divider M bit 8 | W | 0 |  |
| 11 | M9 |  | Reference divider M bit 9 | W | 0 |  |
| 12 | MD0 | Reference Delay M | Reference delay M bit 0 | W | 0 |  |
| 13 | MD1 |  | Reference delay M bit 1 | W | 0 |  |
| 14 | MD2 |  | Reference delay M bit 2 | W | 0 |  |
| 15 | PFD0 | PFD Pulse Width | PFD pulse width PFD bit 0 | W | 0 | A4 |
| 16 | PFD1 |  | PFD pulse width PFD bit 1 | W | 0 | A4 |
| 17 | PFD2 |  | PFD pulse width PFD bit 2 | W | 0 | A4 |
| 18 | CP0 | CP Current | CP current setting bit 0 | W | 1 | A4 |
| 19 | CP1 |  | CP current setting bit 1 | W | 0 | A4 |
| 20 | CP2 |  | CP current setting bit 2 | W | 0 | A4 |
| 21 | CP3 |  | CP current setting bit 3 | W | 1 | A4 |
| 22 | Y03St | Output 3-State | Y0 3-state (1 = output enabled) | W | 1 | F1, G1 |
| 23 | Y13St |  | Y1 3-state (1 = output enabled) | W | 1 | H2, H3 |
| 24 | Y23St |  | Y2 3-state (1 = output enabled) | W | 1 | H4, H5 |
| 25 | Y33St |  | Y3 3-state (1 = output enabled) | W | 1 | H6, H7 |
| 26 | Y43St |  | Y4 3-state (1 = output enabled) | W | 1 | G8, F8 |
| 27 | CP3St |  | CP 3-state (1 = output enabled) | W | 1 | A4 |
| 28 | OP3St |  | OPA 3-state and disable (1 = OPA enabled) | W | 0 | A7 |
| 29 | MUXS0 | MUXSEL | MUXSEL select bit 0 | W | 1 |  |
| 30 | MUXS1 |  | MUXSEL select bit 1 | W | 1 |  |
| 31 | MUXS2 |  | MUXSEL select bit 2 | W | 0 |  |

## 3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER

SCAS685L-DECEMBER 2002 - REVISED JUNE 2009
Table 2. Word 1

| BIT | BIT NAME |  | DESCRIPTION / FUNCTION | TYPE | POWER-UP CONDITION | PIN <br> AFFECTED |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | C0 |  | Register selection | W | 1 |  |
| 1 | C1 |  | Register selection | W | 0 |  |
| 2 | N0 | VCXO <br> Divider $\mathrm{N}^{\dagger}$ | VCXO divider N bit 0 | W | 1 |  |
| 3 | N1 |  | VCXO divider N bit 1 | W | 1 |  |
| 4 | N2 |  | VCXO divider N bit 2 | W | 1 |  |
| 5 | N3 |  | VCXO divider N bit 3 | W | 1 |  |
| 6 | N4 |  | VCXO divider N bit 4 | W | 1 |  |
| 7 | N5 |  | VCXO divider N bit 5 | W | 1 |  |
| 8 | N6 |  | VCXO divider N bit 6 | W | 1 |  |
| 9 | N7 |  | VCXO divider N bit 7 | W | 0 |  |
| 10 | N8 |  | VCXO divider N bit 8 | W | 0 |  |
| 11 | N9 |  | VCXO divider N bit 9 | W | 0 |  |
| 12 | ND0 | VCXO <br> Delay N | VCXO delay N bit 0 | W | 0 |  |
| 13 | ND1 |  | VCXO delay N bit 1 | W | 0 |  |
| 14 | ND2 |  | VCXO delay N bit 2 | W | 0 |  |
| 15 | MUX00 | MUX0 | MUX0 select bit 0 | W | 0 | F1, G1 |
| 16 | MUX01 |  | MUX0 select bit 1 | W | 0 | F1, G1 |
| 17 | MUX02 |  | MUX0 select bit 2 | W | 0 | F1, G1 |
| 18 | MUX10 | MUX1 | MUX1 select bit 0 | W | 1 | H2, H3 |
| 19 | MUX11 |  | MUX1 select bit 1 | W | 0 | H2, H3 |
| 20 | MUX12 |  | MUX1 select bit 2 | W | 0 | H2, H3 |
| 21 | MUX20 | MUX2 | MUX2 select bit 0 | W | 0 | H4, H5 |
| 22 | MUX21 |  | MUX2 select bit 1 | W | 1 | H4, H5 |
| 23 | MUX22 |  | MUX2 select bit 2 | W | 0 | H4, H5 |
| 24 | MUX30 | MUX3 | MUX3 select bit 0 | W | 1 | H6, H7 |
| 25 | MUX31 |  | MUX3 select bit 1 | W | 1 | H6, H7 |
| 26 | MUX32 |  | MUX3 select bit 2 | W | 0 | H6, H7 |
| 27 | MUX40 | MUX4 | MUX4 select bit 0 | W | 1 | G8, F8 |
| 28 | MUX41 |  | MUX4 select bit 1 | W | 1 | G8, F8 |
| 29 | MUX42 |  | MUX4 select bit 2 | W | 0 | G8, F8 |
| 30 | CP_DIR |  | Determines in which direction CP should regulate, if REF_CLK is faster than VCXO_CLK, and vice versa (see Figure 2) | W | 1 | A4 |
| 31 | REXT |  | Enable external reference resistor ( 1 = enabled) | W | 0 | C1 |

$\dagger$ The frequency applied to the Divider N must be smaller than 250 MHz . A sufficient P Divider must be selected with the MUX_SEL to maintain this criteria.

Table 3. Word 2

| BIT | BIT NAME | DESCRIPTION / FUNCTION | TYPE | POWER-UP CONDITION | PIN AFFECTED |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | CO | Register selection | W | 0 |  |
| 1 | C1 | Register selection | W | 1 |  |
| 2 | HOLD | Enables the hold functionality ( $1=$ enabled) | W | 0 | A4 |
| 3 | NPD | PD current sources, resets the dividers and 3 -states all outputs ( $0=$ active) | W | 1 |  |
| 4 | NRESET | RESET all dividers ( $0=$ active) | W | 1 |  |
| 5 | ENBG | Enable bandgap ( 1 = enabled), see Note 2 | W | 1 | C1 |
| 6 | LOCKW 0 | Lock detect window bit 0 | W | 0 | A8 |
| 7 | LOCKW 1 | Lock detect window bit 1 | W | 0 | A8 |
| 8 | RES | Reserved | W | X |  |
| 9 | RES | Reserved | W | X |  |
| 10 | RES | Reserved | W | X |  |
| 11 | RES | Reserved | W | X |  |
| 12 | RES | Reserved | W | X |  |
| 13 | RES | Reserved | W | X |  |
| 14 | RES | Reserved | W | X |  |
| 15 | RES | Reserved | W | X |  |
| 16 | RES | Reserved | W | X |  |
| 17 | RES | Reserved | W | X |  |
| 18 | RES | Reserved | W | X |  |
| 19 | RES | Reserved | W | X |  |
| 20 | RES | Reserved | W | X |  |
| 21 | RES | Reserved | W | X |  |
| 22 | RES | Reserved | W | X |  |
| 23 | RES | Reserved | W | X |  |
| 24 | RES | Reserved | W | X |  |
| 25 | RES | Reserved | W | X |  |
| 26 | RES | Reserved | W | X |  |
| 27 | RES | Reserved | W | X |  |
| 28 | RES | Reserved | W | X |  |
| 29 | RES | Reserved | W | X |  |
| 30 | RES | Reserved | W | X |  |
| 31 | RES | Reserved | W | X |  |

NOTE 2: The reference voltage for the charge pump and LVPECL output circuitry can be generated in two ways. One way is to enable ENBG and the other way is to use the voltage divider circuitry (internal or external). It is recommended to enable ENBG because it gives an accurate value and it is independent on temperature variation.

## 3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER

SCAS685L- DECEMBER 2002 - REVISED JUNE 2009
Table 4. Word 3 (See Note 3)

| BIT | BIT NAME | DESCRIPTION / FUNCTION | TYPE | POWER-UP CONDITION | PIN <br> AFFECTED |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | C0 | Register selection | W | 1 |  |
| 1 | C1 | Register selection | W | 1 |  |
| 2 | RES | Reserved | W | 0 |  |
| 3 | RES | Reserved | W | 0 |  |
| 4 | RES | Reserved | W | 0 |  |
| 5 | RES | Reserved | W | 0 |  |
| 6 | RES | Reserved | W | 0 |  |
| 7 | RES | Reserved | W | 0 |  |
| 8 | RES | Reserved | W | 0 |  |
| 9 | RES | Reserved | W | 0 |  |
| 10 | RES | Reserved | W | 0 |  |
| 11 | RES | Reserved | W | 0 |  |
| 12 | RES | Reserved | W | 0 |  |
| 13 | RES | Reserved | W | 0 |  |
| 14 | RES | Reserved | W | 0 |  |
| 15 | RES | Reserved | W | 0 |  |
| 16 | RES | Reserved | W | 0 |  |
| 17 | RES | Reserved | W | 0 |  |
| 18 | RES | Reserved | W | 0 |  |
| 19 | RES | Reserved | W | 0 |  |
| 20 | RES | Reserved | W | 0 |  |
| 21 | RES | Reserved | W | 0 |  |
| 22 | RES | Reserved | W | 0 |  |
| 23 | RES | Reserved | W | 0 |  |
| 24 | RES | Reserved | W | 0 |  |
| 25 | RES | Reserved | W | 0 |  |
| 26 | RES | Reserved | W | 0 |  |
| 27 | RES | Reserved | W | 0 |  |
| 28 | RES | Reserved | W | 0 |  |
| 29 | RES | Reserved | W | 0 |  |
| 30 | RES | Reserved | W | 0 |  |
| 31 | RES | Reserved | W | 0 |  |

NOTE 3: It is recommended to program all register bits of Word 3 to 0 along with other Registers.

## functional description of the logic

Table 5. Reference Divider M and VCXO Divider N(See Note 4)

| M9 | M8 | M7 | M6 | M5 | M4 | M3 | M2 | M1 | M0 | DIV BY $^{\dagger}$ | DEFAULT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 3 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 4 |  |
|  |  |  |  |  | $\bullet$ |  |  |  |  |  |  |
|  |  |  |  |  | $\bullet$ |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 128 | Yes |
|  |  |  |  |  | $\bullet$ |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1022 |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1023 |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1024 |  |

NOTE 4: If the divider value is $Q$, then the code will be the binary value of ( $\mathrm{Q}-1$ ).
$\dagger$ The frequency applied to the Divider N must be smaller than 250 MHz . A sufficient $P$ Divider must be selected with the MUX_SEL to maintain this criteria.

Table 6. Reference Delay M and VCXO Delay N

| MD2/ND2 | MD1/ND1 | MD0/ND0 | DELAY $\dagger$ | DEFAULT |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 ps | Yes |
| 0 | 0 | 1 | 150 ps |  |
| 0 | 1 | 0 | 300 ps |  |
| 0 | 1 | 1 | 450 ps |  |
| 1 | 0 | 0 | 600 ps |  |
| 1 | 0 | 1 | 750 ps |  |
| 1 | 1 | 0 | 1.5 ns |  |
| 1 | 1 | 1 | 2.75 ns |  |

$\dagger$ Typical values at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, temperature $=25^{\circ} \mathrm{C}$
Table 7. PFD Pulse Width Delay

| PFD2 | PFD1 | PFD0 | ADDITIONAL PULSE WIDTH $\dagger$ | DEFAULT |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 ps | Yes |
| 0 | 0 | 1 | 300 ps |  |
| 0 | 1 | 0 | 600 ps |  |
| 0 | 1 | 1 | 900 ps | 1.5 ns |
| 1 | 0 | 0 | 2.1 ns |  |
| 1 | 0 | 1 | 2.7 ns |  |
| 1 | 1 | 0 | 3.7 ns |  |
| 1 | 1 | 1 |  |  |

[^0]
## 3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER

SCAS685L-DECEMBER 2002 - REVISED JUNE 2009

## functional description of the logic (continued)

Table 8. Lock Detect Window

| LockW 1 | LockW 0 | REF_IN TO Yn TOLERABLE PHASE OFFSET (See Figure 4 and Note 1) | DEFAULT |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $\pm 1.2 \mathrm{~ns}$ | Yes |
| 0 | 1 | $\pm 1.8 \mathrm{~ns}$ |  |
| 1 | 0 | $\pm 2.4 \mathrm{~ns}$ |  |
| 1 | 1 | $\pm 3 \mathrm{~ns}$ |  |

NOTE 1: Determined at PFD - REF_IN and Yn feed through M/N Divider and M/N Delay.
Table 9. Charge Pump Current

| CP3 | CP2 | CP1 | CPO | NOMINAL CHARGE PUMP CURRENT $\dagger$ | DEFAULT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0.625 mA |  |
| 0 | 0 | 0 | 1 | 1.25 mA |  |
| 0 | 0 | 1 | 0 | 1.875 mA |  |
| 0 | 0 | 1 | 1 | 2.5 mA |  |
| 0 | 1 | 0 | 0 | 3.125 mA |  |
| 0 | 1 | 0 | 1 | 3.75 mA |  |
| 0 | 1 | 1 | 0 | 4.375 mA |  |
| 0 | 1 | 1 | 1 | 5 mA |  |
| 1 | 0 | 0 | 0 | 1 mA |  |
| 1 | 0 | 0 | 1 | 2 mA | Yes |
| 1 | 0 | 1 | 0 | 3 mA |  |
| 1 | 0 | 1 | 1 | 4 mA |  |
| 1 | 1 | 0 | 0 | 5 mA |  |
| 1 | 1 | 0 | 1 | 6 mA |  |
| 1 | 1 | 1 | 0 | 7 mA |  |
| 1 | 1 | 1 | 1 | 8 mA |  |

$\dagger$ With an internal or external reference resistor ( $12 \mathrm{k} \Omega$ ) in use.
Table 10. MUXSEL Selection

| MUXS2 | MUXS1 | MUXS0 | SELECTED VCXO SIGNAL FOR THE PHASE <br> DISCRIMINATOR | DEFAULT |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $Y 0$ |  |
| 0 | 0 | 1 | $Y 1$ |  |
| 0 | 1 | 0 | $Y 2$ | $Y 3$ |
| 0 | 1 | 1 | $Y 4$ |  |
| 1 | 0 | 0 | $Y 3$ |  |
| 1 | 0 | 1 | $Y 3$ | $Y$ |
| 1 | 1 | 0 | $Y 3$ |  |
| 1 | 1 | 1 |  | Yes |

## functional description of the logic (continued)

Table 11. MUX0, MUX1, MUX2, MUX3, and MUX4 Selection

| MUX2 | MUX1 | MUX0 | SELECTED DIVIDED VCXO SIGNAL | DEFAULT |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Div by 1 | For Y0 |
| 0 | 0 | 1 | Div by 2 | For Y1 |
| 0 | 1 | 0 | Div by 4 | For Y2 |
| 0 | 1 | 1 | Div by 8 | For Y3 and Y4 |
| 1 | 0 | 0 | Div by 16 |  |
| 1 | 0 | 1 | Div by 8 |  |
| 1 | 1 | 0 | Div by 8 |  |
| 1 | 1 | 1 | Div by 8 |  |



NOTE: The purpose of the PFD pulse width delay is to improve spurious suppression. (See Table 7)
Figure 2. Charge Pump Current Direction

## 3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER

## functional description of the logic (continued)



NOTES: A. For a proper hold functionality the following conditions must be maintained:

- Counter M and counter N need to have the same divider ratio
- fref_in max $=75 \mathrm{MHz}$
- Duty cycle of $45 \%$ to $55 \%$ for $25 \mathrm{MHz}<=$ fref_in $<50 \mathrm{MHz}$
- Duty cycle of $40 \%$ to $60 \%$ for $50 \mathrm{MHz}<=$ fref_in $<75 \mathrm{MHz}$
- Duty cycle of fVCXO should be in $50 \%$ range

The hold functionality is triggered by the first missing REF_IN cycle. It is disabled in default mode (bit 2 of word $2=0$ ). While the device is in frequency hold mode, a possible leakage current caused by the external filter and VCXO may change the VCXO control voltage, and therefore changing the VCXO frequency. To keep the frequency drift as low as possible, a low leakage current filter design is recommended or the number of the disrupted / missing REF_IN clock cycles should be kept low (<100).

Figure 3. State Machine Operation


NOTE: If the rising edge of REF_IN clock and VCXO_IN clock for PFD are inside the lock detect window ( $t_{\text {(lockdetect) }}$ ) for at least five successive input clock periods, then the PLL is considered to be locked. In this case, the STATUS_LOCK output is set to high level. The size of the lock detect window is programmable via the SPI control logic (bit 6 and 7 of word 2). (See Table 8)

Figure 4. Lock Detect Window

## absolute maximum ratings over operating free-air temperature (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}, \mathrm{AV}_{\mathrm{CC}}$ (see Note 2 ) | V to 4.6 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 3) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 3) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input current ( $\mathrm{V}_{1}<0, \mathrm{~V}_{1}>\mathrm{V}_{\mathrm{CC}}$ ) | $\pm 20 \mathrm{~mA}$ |
| Output current for LVPECL outputs ( $0<\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}$ ) | -50 mA |
| Continuous output current, $\mathrm{I}_{\mathrm{O}}$ | $\pm 50 \mathrm{~mA}$ |
| Storage temperature range $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum junction temperature, $\mathrm{T}_{\mathrm{J}}$ | $125^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 2. All supply voltages must be the same value and must be supplied at the same time.
NOTES: 3. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
package thermal resistance for RGZ (QFN) package (see Note 4 and Note 5)

| AIRFLOW (LFM) | $\theta_{\mathbf{J A}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\mathbf{J C}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\mathbf{J P}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\Psi_{\mathbf{J T}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 29.9 | 22.4 | 1.5 | 0.2 |
| 15 | 24.7 |  |  | 0.2 |
| 250 | 23.2 |  |  | 0.2 |
| 500 | 21.5 |  |  | 0.3 |

NOTE 4: The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).
NOTE 5: Connected to GND with nine thermal vias ( $0,3 \mathrm{~mm}$ diameter).
package thermal resistance for ZVA (BGA) package (see Note 6)

| AIRFLOW (m/s) | $\theta_{\mathbf{J A}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\mathbf{J C}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\mathbf{J B}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\Psi_{\mathrm{JT}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 54 | 29.9 | 44.5 | 0.9 |
| 1 | 49 |  |  | 0.9 |
| 2.5 | 47.2 |  |  | 0.9 |

NOTE 6: The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).
recommended operating conditions

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | 3 | 3.3 | 3.6 | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| Low-level input voltage LVCMOS, $\mathrm{V}_{\mathrm{IL}}$ |  |  | $0.3 \mathrm{~V}_{\text {CC }}$ | V |
| High-level input voltage LVCMOS, $\mathrm{V}_{\text {IH }}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  |  | V |
| Input threshold voltage LVCMOS, $\mathrm{V}_{\text {IT }}$ |  | $\mathrm{V}_{\mathrm{CC}}$ |  | V |
| High-level output current LVCMOS, IOH |  |  | -6 | mA |
| Low-level output current LVCMOS, IOL |  |  | 6 | mA |
| Input voltage range LVCMOS, $\mathrm{V}_{\text {I }}$ | 0 |  | 3.6 | V |
| Input amplitude LVPECL, VINPP [(VVCXO_IN - VVCXO_INB), See Note 7] | 0.5 |  | 1.3 | V |
| Common-mode input voltage LVPECL, $\mathrm{V}_{\text {IC }}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  | $\mathrm{V}_{\mathrm{CC}}-0.4$ | V |

[^1]
## 3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER

SCAS685L-DECEMBER 2002 - REVISED JUNE 2009
timing requirements over recommended ranges of supply voltage, load, and operating free-air temperature

| PARAMETER |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REF_IN Requirements |  |  |  |  |  |
| freF IN | LVCMOS reference clock frequency | 3.5 |  | 180 | MHz |
| $\mathrm{tr}_{\mathrm{r}} / \mathrm{tf}_{f}$ | Rise and fall time of REF_IN signal from $20 \%$ to $80 \%$ of $\mathrm{V}_{\text {CC }}$ |  |  | 4 | ns |
| dutyREF | Duty cycle of REF_IN at $\mathrm{V}_{\mathrm{CC}} / 2$ | 40\% |  | 60\% |  |
| VCXO_IN, VCXO_INB Requirements |  |  |  |  |  |
| fvexo IN | LVPECL VCXO clock frequency | 10 |  | 800 | MHz |
| $\mathrm{tr}_{\mathrm{r}} / \mathrm{tf}$ | Rise and fall time $20 \%$ to $80 \%$ of $\mathrm{V}_{\text {INPP }}$ at 80 MHz to 800 MHz (see Note 8) |  |  | 3 | ns |
| dutyvexo | Duty cycle of VCXO clock | 40\% |  | 60\% |  |
| SPI/Control Requirements (See Figure 1) |  |  |  |  |  |
| $\mathrm{f}_{\text {f }}$ TRL_CLK | CTRL_CLK frequency |  |  | 20 | MHz |
| $\mathrm{t}_{\text {su1 }}$ | CTRL_DATA to CTRL_CLK setup time | 10 |  |  | ns |
| th2 | CTRL_DATA to CTRL_CLK hold time | 10 |  |  | ns |
| $\mathrm{t}_{3}$ | CTRL_CLK high duration | 25 |  |  | ns |
| $\mathrm{t}_{4}$ | CTRL_CLK low duration | 25 |  |  | ns |
| $\mathrm{t}_{\text {su5 }}$ | CTRL_LE to CTRL_CLK setup time | 10 |  |  | ns |
| $\mathrm{t}_{\text {su6 }}$ | CTRL_CLK to CTRL_LE setup time | 10 |  |  | ns |
| ${ }^{\text {t }}$ | CTRL_LE pulse width | 20 |  |  | ns |
| $\mathrm{tr}_{\mathrm{r}} / \mathrm{tf}$ | Rise and fall time of CTRL_DATA CTRL_CLK, CTRL_LE from $20 \%$ to $80 \%$ of $\mathrm{V}_{\text {CC }}$ |  |  | 5 | ns |
| NPD / NRESET Requirements |  |  |  |  |  |
| $\mathrm{tr}_{\mathrm{r}} / \mathrm{t}_{\text {f }}$ | Rise and fall time of the NRESET, NPD signal from $20 \%$ to $80 \%$ of $\mathrm{V}_{\mathrm{C}}$ c |  |  | 4 | ns |

NOTES: 8. Use a square wave for lower frequencies (< 80 MHz ).
device characteristics over recommended operating free-air temperature range (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Overall |  |  |  |  |  |  |
| ICC | Supply current (see Note 9) | $\begin{aligned} & \text { fVCXO }=245 \mathrm{MHz}, \text { fREF } \mathrm{IN}=30 \mathrm{MHz}, \\ & \mathrm{~V} C \mathrm{CC}=3.6 \mathrm{~V}, \mathrm{AV} \mathrm{CC}=3.6 \mathrm{~V}, \\ & \text { fPFD }=240 \mathrm{kHz}, \mathrm{I} \mathrm{CP}=2 \mathrm{~mA}, \\ & \text { (see Note } 11 \text { and Note 13) } \end{aligned}$ |  | 230 | 265 | mA |
| ${ }^{\text {I CCPPD }}$ | Power-down current | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=0 \mathrm{MHz}, \mathrm{~V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \\ & \mathrm{AV}_{\mathrm{CC}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | 100 | 300 | $\mu \mathrm{A}$ |
| ${ }^{\text {tpho }}$ | Phase offset (REF_IN to Y output) (see Note 10) | $\mathrm{V}_{\text {REF }} \text { IN }=\mathrm{V}_{\mathrm{CC}} / 2,$ <br> Crossing point of Y , See Figure 12 | -150 |  | 150 | ps |
| LVCMOS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IK }}$ | LVCMOS input voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| I | LVCMOS input current | $\mathrm{V}_{\text {I }}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| IIH | LVCMOS input current for NPD, NRESET | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| IIL | LVCMOS input current for NPD, NRESET | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | -15 |  | -35 | $\mu \mathrm{A}$ |
| V OH | LVCMOS high-level output voltage | $\mathrm{IOH}=-12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 2.1 |  |  | V |
| V OL | LVCMOS low-level output voltage | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  |  | 0.55 | V |
| $\mathrm{Cl}_{1}$ | Input capacitance at REF_IN | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 2 |  | pF |
| $\mathrm{Cl}_{1}$ | Input capacitance at CTRL_LE, CTRL_CLOCK, CTRL_DATA | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 2 |  | pF |
| ${ }^{\text {d detectREF }}$ | Frequency detect time until STATUS_REF is valid | ${ }^{\text {f }}$ REF_IN $=3.5 \mathrm{MHz}$ |  | 5 |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t detectVCXO }}$ | Frequency detect time until STATUS_VCXO is valid | ${ }^{\text {fVCXO_IN }}=10 \mathrm{MHz}$ |  | 5 |  | $\mu \mathrm{S}$ |
| LVPECL |  |  |  |  |  |  |
| I | LVPECL input current | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |
| IOZ | LVPECL output current 3-state | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| V OH | LVPECL high-level output voltage | See Note 11 | $\mathrm{V}_{\text {CC }}$-1.18 |  | $\mathrm{V}_{\text {CC }}-0.81$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | LVPECL low-level output voltage | See Note 11 | $\mathrm{V}_{\mathrm{CC}}-1.98$ |  | $\mathrm{V}_{\text {CC }-1.55}$ | V |
| \|VOD| | Differential output voltage | $10 \leq \mathrm{fOUT} \leq 800 \mathrm{MHz}$, See Figure 6 | 500 |  |  | mV |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, temperature $=25^{\circ} \mathrm{C}$.
NOTES: 9. For ICC over frequency see Figure 5.
10. This is valid only for same REF_IN clock and $Y$ output clock frequency. It can be adjusted by the SPI controller (reference delay $M$ and VCXO delay N).
11. Outputs are terminated through a $50-\Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.
12. The $\mathrm{t}_{\mathrm{sk}(\mathrm{o})}$ specification is only valid for equal loading of all outputs.
13. All output switching at default divider ratios.

## 3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER

SCAS685L- DECEMBER 2002 - REVISED JUNE 2009
device characteristics over recommended operating free-air temperature range (unless otherwise noted)(continued)

|  | PARAMETER | TEST CONDITIONS | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH/tPHL | Propagation delay rising/falling edge | VCXO_IN to Yn | 500 |  | 950 | ps |
| tsk(p) | LVPECL pulse skew |  |  |  | 15 | ps |
| $\mathrm{t}_{\text {sk }}(0)$ | LVPECL output skew (see Note 14) | See Figure 11, Mode 1-2-4-8-8 |  |  | 60 | ps |
|  |  | See Figure 11, Mode 1-1-1-1-1 |  |  | 30 | ps |
| $\mathrm{tr}_{\mathrm{r}} / \mathrm{tf}$ | Rise and fall time | $20 \%$ to $80 \%$ of $\mathrm{V}_{\text {OD }}$, See Figure 10 | 180 |  | 350 | ps |
| $\mathrm{Cl}_{1}$ | Input capacitance at VCXO_IN, VCXO_IB |  |  | 1.5 |  | pF |
| Phase Detector |  |  |  |  |  |  |
| ${ }^{\text {f CPmax }}$ | Maximum charge pump frequency | PFD pulse width delay is 0 ps |  | 100 |  | MHz |
| Charge Pump |  |  |  |  |  |  |
| $I_{\text {CP }}$ | Charge pump sink/source current range | $\mathrm{V}_{\mathrm{CP}}=0.5 \mathrm{~V}_{\mathrm{CC}}$, See Table 9 | $\pm 0.625$ |  | $\pm 8$ | mA |
| ${ }^{\text {ICP3St }}$ | Charge pump 3-state current | $0.5 \mathrm{~V}<\mathrm{V}_{\mathrm{CP}}<\mathrm{V}_{\mathrm{CC}}-0.5 \mathrm{~V}$ |  | 1 | 30 | nA |
| ICPA | ICP absolute accuracy | $\mathrm{V}_{\mathrm{CP}}=0.5 \mathrm{~V}_{\mathrm{CC}}$ |  |  | 20\% |  |
| ICPM | Sink/source current matching | $\mathrm{V}_{\mathrm{CP}}=0.5 \mathrm{~V}_{\mathrm{CC}}$ |  | 5\% |  |  |
| IVCPM | $\mathrm{I}_{\mathrm{CP}}$ vs $\mathrm{V}_{\mathrm{CP}}$ matching | $0.5 \mathrm{~V}<\mathrm{V}_{\mathrm{CP}}<\mathrm{V}_{\mathrm{CC}}-0.5 \mathrm{~V}$ |  | 10\% |  |  |
| Operational Amplifier |  |  |  |  |  |  |
| Is | Supply current | $\mathrm{AV}_{\mathrm{CC}}=3.6 \mathrm{~V}$ |  | 2 | 5 | mA |
| $\mathrm{V}_{10}$ | Input offset voltage |  |  | 2 |  | mV |
| IIB | Input bias current | $(\mid$ IOPA_IP \| + | IOPA_IN |) / 2 |  | 1 | 30 | nA |
| $1{ }_{10}$ | Input offset current | $\mid$ IOPA_IP - IOPA_IN \| |  | 1 | 10 | nA |
| $\mathrm{R}_{1}$ | Input resistance | $0.5 \mathrm{~V} \mathrm{CC} \pm 500 \mathrm{mV}$ | 10 |  |  | $\mathrm{M} \Omega$ |
| VICR | Common-mode input voltage range |  | 0.2 |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ | V |
| AOL | Open-loop voltage gain | See Figure 17, f = 1 kHz |  | 70 |  | dB |
| GBW | Gain bandwidth | See Figure 14 |  | 3 |  | MHz |
| SR | Slew rate | See Figure 14, $20 \%-80 \%$ of $\mathrm{V}_{\mathrm{O}}$ |  | 1 |  | V/us |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage swing | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 0.2 |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 0.3 |  | $\mathrm{V}_{\mathrm{CC}}-0.3$ |  |
| Ro | Output resistance |  |  | 60 |  | $\Omega$ |
| Ios | Short-circuit output current | Sourcing |  | -20 |  | mA |
|  |  | Sinking |  | 50 |  |  |
| CMRR | Common-mode rejection ratio | $\mathrm{V}_{\text {INPP }}=500 \mathrm{mV}$ and $\mathrm{f}=1 \mathrm{kHz}$, (see Figure 15) |  | 80 |  | dB |
| PSRR | Power supply rejection ratio | AVCC modulated with sine wave from <br> 3 V to 3.6 V and $\mathrm{f}=100 \mathrm{~Hz}$ (see Figure 16) |  | 60 |  | dB |
| $\mathrm{V}_{\mathrm{n}}$ | Input noise voltage | $\mathrm{f}=1 \mathrm{kHz}$, see Figure $14, \mathrm{~V} \mathrm{IN}=0 \mathrm{~V}$ |  | 500 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, temperature $=25^{\circ} \mathrm{C}$.
NOTE 14: The $\mathrm{t}_{\mathrm{sk}(0)}$ specification is only valid for equal loading of all outputs.

## SUPPLY CURRENT / DEVICE POWER CONSUMPTION <br> vs <br> NUMBER OF ACTIVE OUTPUTS



NOTE A: $\mathrm{P}_{\mathrm{DEV}}=\mathrm{P}_{\text {Tot }}-\mathrm{P}_{\text {Term }}$
PDEV $=$ Device power consumption, $\mathrm{P}_{\text {Tot }}=$ Total power consumption, $\mathrm{P}_{\text {Term }}=$ Termination power consumption
Figure 5. ICC / $P_{\text {DEV }}$ vs Frequency


Figure 6. Differential Output Swing ( $\mathrm{V}_{\mathrm{OD}}$ ) vs Frequency

## APPLICATION INFORMATION

## Phase Noise Reference Circuit (See the EVM)



Figure 7. Typical Applications Diagram With Passive Loop Filter
application specific device characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | REF_IN PHASE NOISE AT 30.72 MHz | $\begin{gathered} \text { VCXO } \\ \text { PHASE } \\ \text { NOISE AT } \\ 245.76 \text { MHz } \\ \hline \end{gathered}$ | Yn PHASE NOISE AT 30.72 MHz |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN |  | TYP $\dagger$ | MAX |  |
| phn10 | Phase noise at 10 Hz |  | -115 | -77 |  | -105 |  | dBc/Hz |
| phn 100 | Phase noise at 100 Hz | -125 | -95 |  | -116 |  | dBc/Hz |
| phn ${ }_{1 k}$ | Phase noise at 1 kHz | -131 | -118 |  | -135 |  | dBc/Hz |
| phn 10 k | Phase noise at 10 kHz | -136 | -136 |  | -147 |  | dBc/Hz |
| phn 100 k | Phase noise at 100 kHz | -138 | -138 |  | -152 |  | dBc/Hz |
| phn240k | Phase noise at 240 kHz | -140 | -143 |  | -152 |  | dBc/Hz |
| $\mathrm{t}_{\text {stabi }}$ | PLL stabilization time, (see Note 15) |  |  |  | 200 |  | ms |

$\dagger$ Output phase noise is dependent on the noise of the REF_IN clock and VCXO clock noise floor.
NOTES: 15. The typical stabilization time is based on the above application example at a loop bandwidth of 20 Hz .
16. For further explanations as well as phase noise/jitter test results using various VCXOs, see application note SCAA067.

## 3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER

SCAS685L-DECEMBER 2002 - REVISED JUNE 2009

## APPLICATION INFORMATION

## information on the clock generation for interpolating DACs with the CDC7005

The CDC7005, with its specified phase noise performance, is an ideal sampling clock generator for high speed ADCs and DACs. The CDC7005 is especially of interest for the new high speed DACs, which have integrated interpolation filter. Such DACs achieve sampling rates up to 500 MSPS. This high data rate can typically not be supported from the digital side driving the DAC (e.g., DUC, digital up-converter). Therefore, one approach to interface the DUC to the DAC is the integration of an interpolation filter within the DAC to reduce the data rate at the digital input of the DAC. In 3G systems, for example, a common sampling rate of a high speed DAC is 245.76 MSPS. With a four times interpolation of the digital data, the required input data rate results into 61.44 MSPS, which can be supported easily from the digital side. The DUC GC4116, which supports up to two WCDMA carriers, provides a maximum output data rate of 100 MSPS. An example is shown in Figure 8, where the CDC7005 supplies the clock signal for the DUC/DDC and ADC/DAC.


Figure 8. CDC7005 as a Clock Generator for High Speed ADCs and DACs
The generation of the two required clock signals (data input clock, clock for DAC) for such an interpolating DAC can be done in different ways. The easiest way would be to provide an internal PLL multiplier, which is capable of generating the fast sampling clock for the DAC from the data input clock signal. However, the process of the DAC is usually not optimized for best phase noise performance, while the CDC7005 is optimized exactly for this. The CDC7005 therefore provides the preferred clocking scheme for the DAC5686. The DAC5686 demands that the edges of the two input clocks must be phase aligned within $\pm 500 \mathrm{ps}$ for latching the data properly. This phase alignment is well achieved with the CDC7005, which assures a maximum skew of 200 ps of the different different outputs to each other.

## APPLICATION INFORMATION

Another advantage of this clock solution is that the ADC or DAC can be driven directly in an ac-coupling interface as shown in Figure 9, with an external termination in a differential configuration. There is no need for a transformer to generate a differential signal from a single-ended clock source.


Figure 9. Driving DAC or ADC with PECL Output of the CDC7005

## PARAMETER MEASUREMENT INFORMATION



Figure 10. LVPECL Differential Output Voltage and Rise/Fall Time


Figure 11. Output Skew

PARAMETER MEASUREMENT INFORMATION


Figure 12. Phase Offset


Figure 13. Typical Termination for Output Driver

## PARAMETER MEASUREMENT INFORMATION



Figure 14. OPA Slew Rate/Gain Bandwidth Test Circuit


NOTE: $\operatorname{CMRR}(\mathrm{dB})=20 \times \log \left(\mathrm{V}_{\text {IN }} /\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)\right) \times(1+900 / 180)$
Figure 15. CMRR Test Circuits


Figure 16. PSRR Test Circuit

## PARAMETER MEASUREMENT INFORMATION



Figure 17. Open Loop Voltage Gain Test Circuit

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CDC7005GVAT | ACTIVE | BGA | GVA | 64 | 250 | TBD | SNPB | Level-3-235C-168 HR |
| CDC7005RGZ | PREVIEW | VQFN | RGZ | 48 |  | TBD | Call TI | Call TI |
| CDC7005RGZR | ACTIVE | VQFN | RGZ | 48 | 2500 |  <br> no Sb/Br) | Call TI | Level-3-260C-168 HR |
| CDC7005RGZRG4 | ACTIVE | VQFN | RGZ | 48 | 2500 |  <br> no Sb/Br) | Call TI | Level-3-260C-168 HR |
| CDC7005RGZT | ACTIVE | VQFN | RGZ | 48 | 250 |  <br> no Sb/Br) | Call TI | Level-3-260C-168 HR |
| CDC7005RGZTG4 | ACTIVE | VQFN | RGZ | 48 | 250 |  <br> no Sb/Br) | Call TI | Level-3-260C-168 HR |
| CDC7005ZVA | ACTIVE | BGA | ZVA | 64 | 348 | Pb-Free <br> (RoHS) | SNAGCU | Level-3-260C-168 HR |
| CDC7005ZVAR | ACTIVE | BGA | ZVA | 64 | 1000 | Pb-Free <br> (RoHS) | SNAGCU | Level-3-260C-168 HR |
| CDC7005ZVAT | ACTIVE | BGA | ZVA | 64 | 250 | Pb-Free <br> (RoHS) | SNAGCU | Level-3-260C-168 HR |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> $\mathbf{W 1}(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | $\mathbf{W}$ <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CDC7005GVAT | BGA | GVA | 64 | 250 | 330.0 | 16.4 | 8.3 | 8.3 | 2.25 | 12.0 | 16.0 | Q1 |
| CDC7005RGZR | VQFN | RGZ | 48 | 2500 | 330.0 | 16.4 | 7.3 | 7.3 | 1.5 | 12.0 | 16.0 | Q2 |
| CDC7005RGZT | VQFN | RGZ | 48 | 250 | 330.0 | 16.4 | 7.3 | 7.3 | 1.5 | 12.0 | 16.0 | Q2 |
| CDC7005ZVAR | BGA | ZVA | 64 | 1000 | 330.0 | 16.4 | 8.3 | 8.3 | 2.25 | 12.0 | 16.0 | Q1 |
| CDC7005ZVAT | BGA | ZVA | 64 | 250 | 330.0 | 16.4 | 8.3 | 8.3 | 2.25 | 12.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CDC7005GVAT | BGA | GVA | 64 | 250 | 333.2 | 345.9 | 28.6 |
| CDC7005RGZR | VQFN | RGZ | 48 | 2500 | 333.2 | 345.9 | 28.6 |
| CDC7005RGZT | VQFN | RGZ | 48 | 250 | 333.2 | 345.9 | 28.6 |
| CDC7005ZVAR | BGA | ZVA | 64 | 1000 | 333.2 | 345.9 | 28.6 |
| CDC7005ZVAT | BGA | ZVA | 64 | 250 | 333.2 | 345.9 | 28.6 |

ZVA (S-PBGA-N64)
PLASTIC BALL GRID ARRAY


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. This is a Pb -free package.


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Quad Flatpack, No-leads (QFN) package configuration.

D The package thermal pad must be soldered to the board for thermal and mechanical performance.
See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
E. Falls within JEDEC MO-220.

THERMAL PAD MECHANICAL DATA
RGZ (S-PVQFN-N48)
PLASTIC QUAD FLATPACK NO-LEAD
THERMAL INFORMATION
This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.


Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGZ (S-PVQFN-N48)
PLASTIC QUAD FLATPACK NO-LEAD


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http: //www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

| Amplifiers | $\underline{\text { amplifier.ti.com }}$ |
| :--- | :--- |
| Data Converters | $\underline{\text { dataconverter.ti.com }}$ |
| DLP® Products | $\underline{\text { www.dlp.com }}$ |
| DSP | $\underline{\text { www.ti.com }}$ |
| Clocks and Timers | $\underline{\text { interface.ti.com }}$ |
| Interface | $\underline{\text { logic.ti.com }}$ |
| Logic | $\underline{\text { power.ti.com }}$ |
| Power Mgmt | $\underline{\text { www.ti-rfid.com }}$ |
| Microcontrollers |  |

RF/IF and ZigBee® Solutions www.ti.com/lprf

## Applications

| Audio | $\underline{\text { www.ti.com/audio }}$ |
| :--- | :--- |
| Automotive |  |
| Communications and |  |
| Telecom |  |
| Computers and |  |
| Peripherals | $\underline{\text { www.ti.com/automotive }}$ |
| Consumer Electronics | $\underline{\text { www.ti.com/computers }}$ |
| Energy | $\underline{\text { www.ti.com/consumer-apps }}$ |
| Industrial | $\underline{\text { www.ti.com/energy }}$ |
| Medical | $\underline{\text { www.ti.com/industrial }}$ |
| Security | $\underline{\text { www.ti.com/security }}$ |
|  |  |
| Defense | $\underline{\text { www.ti.com/space-avionics-defense }}$ |
| Video and Imaging | $\underline{\text { www.ti.com/wireless-apps }}$ |
| Wireless |  |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated


[^0]:    $\dagger$ Typical values at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, temperature $=25^{\circ} \mathrm{C}$

[^1]:    NOTE 7: VINPP minimum and maximum is required to maintain ac specifications; the actual device function tolerates at a minimum VINPP of 100 mV .

