

230 9361
 230 9385



**MC145026
 MC145027
 MC145028**

Advance Information



MC145028 ENCODER, MC145027/MC145028 DECODERS

The MC145026 will encode nine bits of information and serially transmit this information upon receipt of a transmit enable, \overline{TE} , (active low) signal. Nine inputs may be encoded with trinary data (0, 1, open) to allow 3^9 (19,683) different codes.

Two decoders are presently available. Both use the same transmitter as the MC145026. The decoders will receive the 9-bit word and will interpret some of the bits as address codes and some as data. The MC145027 will interpret the first five transmitted bits as address and the last four bits as data. The MC145028 will treat all nine bits as address. If no errors are received, the MC145027 will output the four data bits when the transmitter sends address codes that match that of the receiver. A valid transmission output will go high on both decoders when they recognize an address that matches that of the decoder. Other receivers can be produced with different address/data ratios.

- May be Addressed in either Binary or Trinary
- Trinary Addressing Maximizes Number of Codes
- Interfaces with RF, Ultrasonic, or Infrared Transmission Media
- Double Transmissions for Error Checking
- 4.5 V to 18 V Operation
- On-Chip R/C Oscillator; No Crystal Required
- High External Component Tolerance: Can Use 5% Components
- Standard B-Series Input and Output Characteristics

CMOS MSI
 (LOW-POWER COMPLEMENTARY MOS)
**REMOTE CONTROL
 ENCODER/DECODER PAIRS**



This is advance information and specifications are subject to change without notice.

MC145026•MC145027•MC145028

MAXIMUM RATINGS (Voltages Referenced to VSS)

Rating	Symbol	Value	Unit
VDD Supply Voltage	VDD	0.5 to +18	V
Vin Voltage, All Inputs	Vin	0.5 to VDD + 0.5	V
Current, Drain, Per Pin	ICD	10	mA
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	Tstg	-95 to +150	°C

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	VDD V	-40°C		25°C		+85°C		Unit
			Min	Max	Min	Typ	Max	Min	
Output Voltage Vin = VDD or 0 Level	VOL	5.0	—	0.05	—	0	0.05	0.05	V
		10	—	0.05	—	0	0.05	0.05	
		15	—	0.05	—	0	0.05	0.05	
Output Voltage Vin = 0 or VDD Level	VOH	5.0	4.95	—	4.95	—	4.95	—	V
		10	9.95	—	9.95	—	9.95	—	
		15	14.95	—	14.95	—	14.95	—	
Input Voltage (VQ = 4.5 or 0.5 V) (VQ = 9.0 or 1.0 V) (VQ = 13.5 or 1.5 V) Level	VIC	5.0	—	1.6	—	2.25	1.5	1.5	V
		10	—	3.0	—	4.50	3.0	3.0	
		15	—	4.0	—	6.25	4.0	4.0	
Input Voltage (VQ = 0.5 or 1.5 V) (VQ = 1.0 or 3.0 V) (VQ = 1.5 or 4.5 V) Level	VIH	5.0	—	3.5	—	2.75	—	3.5	V
		10	—	7.0	—	5.50	—	7.0	
		15	—	11.0	—	8.25	—	11.0	
Output Drive Current (VOH = 2.5 V) (VOH = 4.0 V) (VOH = 9.5 V) (VOH = 13.5 V) Level	IOH	5.0	-2.5	—	-2.1	-4.2	—	-1.7	mA
		10	-0.52	—	-0.44	-0.88	—	-0.36	
		15	-1.3	—	-1.1	-2.25	—	-0.9	
Output Drive Current (VOL = 0.4 V) (VOL = 0.5 V) (VOL = 1.5 V) Level	IOL	5.0	0.52	—	0.44	0.88	—	0.36	mA
		10	1.3	—	1.1	2.25	—	0.9	
		15	3.6	—	3.0	6.8	—	2.4	
Input Current - TE (MC145026) Pullup Device	Iin	5.0	—	—	3.0	4.0	7.0	—	µA
		10	—	—	16	20	25	—	
		15	—	—	35	46	65	—	
Input Current - BS (MC145026) Dra In (MC145027, MC145028)	Iin	5.0	—	±0.3	—	±0.00001	±0.3	—	µA
		10	—	—	—	—	—	±1.0	
		15	—	—	—	—	—	—	
Input Current - A1/D1-A9/D9 (MC145026) A1-A9 (MC145027) A1-A9 (MC145028)	Iin	5.0	—	—	—	±55	±80	—	µA
		10	—	—	—	±300	±340	—	
		15	—	—	—	±650	±725	—	
Input Capacitance (Vin = 0)	Cin	5.0	—	—	—	6.0	7.5	—	pF
		10	—	—	—	—	—	—	
		15	—	—	—	—	—	—	
Quiescent Current - MC145026	IDD	5.0	—	—	—	0.0050	0.10	—	µA
		10	—	—	—	0.0100	0.20	—	
		15	—	—	—	0.0150	0.30	—	
Quiescent Current - MC145027, MC145028	IDD	5.0	—	—	—	30	50	—	µA
		10	—	—	—	60	100	—	
		15	—	—	—	90	150	—	
Total Supply Current - MC145026 (f = 20 kHz)	IT	5.0	—	—	—	100	200	—	µA
		10	—	—	—	200	400	—	
		15	—	—	—	300	600	—	
Total Supply Current - MC145027, MC145028 (f = 20 kHz)	IT	5.0	—	—	—	200	400	—	µA
		10	—	—	—	400	800	—	
		15	—	—	—	600	1200	—	



MOTOROLA Semiconductor Products Inc.

MC145026 • MC145027 • MC145028

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	V _{DD}	Min	Typ	Max	Unit
Output Rise and Fall Time	t _{TLH}	5.0	—	100	200	ns
	t _{THL}	10	—	50	100	
		15	—	40	80	
Data In Rise and Fall Time (MC145027, MC145028)	t _{TLH}	5.0	—	—	15	ns
	t _{THL}	10	—	—	15	
		15	—	—	15	
Encoder Clock Frequency	f _{cl}	5.0	0	—	2	kHz
		10	0	—	5	
		15	0	—	10	
Maximum Decoder Frequency (Referenced to Encoder Clock) (See Figure 9)	f _{cl}	5.0	—	—	—	kHz
		10	—	—	10	
		15	—	—	—	
TE Pulse Width	t _{WL}	5.0	85	—	—	ns
		10	—	—	—	
		15	—	—	—	
System Propagation Delay (TE to Valid Transmission)	—	—	—	182	—	Clock Cycles
Tolerance on Timing Components ($\Delta A_1TC + \Delta A_2TC + \Delta R_1 + \Delta C_1$) ($\Delta R_2 + \Delta C_2$)	—	—	—	—	± 25	%
	—	—	—	—	± 25	
	—	—	—	—	± 25	

OPERATING CHARACTERISTICS

MC145026

The encoder will serially transmit nine bits of trinary data as defined by the state of the A1/D1-A9/D9 input pins. These pins can be in either of three states (0, 1, open) allowing $3^9 = 19683$ possible codes. The transmit sequence will be initiated by a low level of the TE input pin. Each time the TE input is forced low the encoder will output two identical data words. This redundant information is used by the receiver to reduce errors. If the TE input is kept low, the encoder will continuously transmit the data words. The transmitted words are self-completing (two words will be transmitted for each TE pulse).

Each transmitted data bit is encoded into two data pulses. A logic zero will be encoded as two consecutive short pulses, a logic one by two consecutive long pulses, and an open as a long pulse followed by a short pulse. The input state is determined by using a weak output device to try to force each input first low, then high. If only a high state results from the two tests, the input is assumed to be hard wired to V_{DD}. If only a low state is obtained, the input is assumed to be hard wired to V_{SS}. If both a high and a low can be forced at the input, it is assumed to be open and is encoded as such.

The transmit sequence is enabled by a logic zero on the TE input. This input has an internal pullup device so that a simple switch may be used to force the input low. While TE is low, the encoder is completely disabled, the oscillator is inhibited, and the current drain is reduced to quiescent current. When TE is brought low, the oscillator is started, and an internal reset is generated to initialize the transmit sequence. Each input is then sequentially selected and a determination is made as to input logic state. This information is serially transmitted via the Data Out output pin.

MC145027

The decoder will receive the serial data from the encoder, check it for errors and output data if valid. The transmitted data consisting of two identical data words is examined bit by bit as it is received. The first five bits are assumed to be

address bits and must be encoded to match the address inputs at the receiver. If the address bits match, the next four (data) bits are stored and compared to the last valid data stored. If this data matches, the VT pin will go high on the 2nd rising edge of the 9th bit of the first word. Between the two data words no signal is sent for three data bit times. As the second encoded word is received, the address must again match, and if it does, the data bits are checked against the previously stored data bits. If the two words of data (four bits each) match, the data is transferred to the output data latches and will remain until new data replaces it. At the same time, the Valid Transmission output pin is brought high and will remain high until an error is received or until no input signal is received for four data bit times.

Although the address information is encoded in trinary fashion, the data information must be either a one or a zero. A trinary (open) will be decoded as a logic one.

MC145028

This receiver operates in the same manner as the MC145027 except that nine address bits are used and no data output is available. The Valid Transmission output is used to indicate that a valid signal has been received.

Although address information normally is encoded in trinary, the designer should be aware that, for the MC145028, the ninth address bit (A9) must be either a one or a zero. This part, therefore, can accept only $2 \times 3^8 = 13,122$ different codes. A trinary (open) A9 will be interpreted as a logic 1. However if the transmitter sends a trinary (or logic 1) and the receiver address is a logic 1 (or trinary) respectively, the valid transmission output will be shortened to the $R1 \times C1$ time constant.

DOUBLE TRANSMISSION DECODING

Although the encoder sends two words for error checking, a decoder does not necessarily wait for two transmitted words to be received before issuing a valid transmission output. Refer to the flowcharts in Figures 7 and 8.



MOTOROLA Semiconductor Products Inc.

MC145026 MC145027 MC145028

PIN DESCRIPTION

MC145026 Encoder

A1/D1-A9/D9 — These inputs will be encoded and the data serially output from the encoder.

VSS — The most negative supply (usually ground).

RS, CTR, RTC — These pins are part of the oscillator section of the encoder. If an external signal source is used in place of the internal oscillator it should be connected to the RS pin, and the RTC and CTR pins should be left open.

TE — This Transmit-Enable (active low) input will initiate transmission when forced low. A pull-up device will keep this input high normally.

Data Out — This is the output of the encoder that will present the serially encoded signals.

VDD — The most positive supply.

MC145027 Decoder

A1-A5 — These are the address inputs that must match the encoder inputs A1/D1-A5/D5 in order for the decoder to output data.

D6-D9 — These outputs will give the information that is presented to the encoder inputs A6/D6-A9/D9. Note: only binary data will be acknowledged. A binary open will be decoded as logic 0.

R1, C1 — These pins accept a resistor and capacitor that are used to determine whether a narrow pulse or a wide pulse has been encoded. The time constant $R1 \times C1$ should be set to 72 transmit clock periods. $R1C1 = 3.96 RTCCCTC$.

R2, C2 — This pin accepts a resistor to VSS and a capacitor to VDD that are used to detect both the end of an encoded word and the end of transmission. The time constant $R2 \times C2$ should be 33.5 transmit clock periods (0.4 data bit periods). This time constant is used to determine when the Data In Input has remained low for four data bit times (end of transmission). A separate comparator looks at a voltage equivalent two data bit times ($0.4 R2C2$) to detect the dead time between transmitted words. $R2C2 = 7 RTCCCTC$.

Valid Transmission, VT — This output will go high when the following conditions are satisfied:


1. the transmitted address matches the receiver address, and
2. the transmitted data matches the last valid data received.

VT will remain high until either a mismatch is received, or no input signal is received for four data bit times.

VDD — The most positive supply.

VSS — The most negative supply (usually ground).

FIGURE 1 ENCODER BLOCK DIAGRAM MC145026



MOTOROLA Semiconductor Products Inc.

MC145026-MC145027-MC145028

FIGURE 2 — DECODER BLOCK DIAGRAM MC145027






FIGURE 3 — DECODER BLOCK DIAGRAM MC145028



MOTOROLA Semiconductor Products Inc.

MC145026•MC145027•MC145028

FIGURE 4 — ENCODER OSCILLATOR INFORMATION



This oscillator will operate at a frequency determined by the external RC network:


$$f = \frac{1}{2.3 R_T C_T} \text{ (Hz)}$$

For 1 kHz $\leq f \leq 400$ kHz
 where: $C_T = C_{1C} + C_{2C} + C_{\text{load}} \approx 12$ pF

- $R_S = 2 R_T C$
- $R_S \leq 20 \text{ k}\Omega$
- $R_{1C} = 10 \text{ k}\Omega$
- $400 \text{ pF} \leq C_{1C} \leq 10 \text{ nF}$

The value for R_S should be chosen to be about 2 times R_{1C} . This range will ensure that current through R_S is insignificant compared to current through R_{1C} . The upper limit for R_S must ensure that $R_S \times 6$ pF (input capacitance) is small compared to $R_{1C} \times C_T$. For frequencies outside the indicated range, the formula will be less accurate. The actual oscillation range of this circuit is from less than 1 Hz to over 1 MHz.


FIGURE 5 — ENCODER/DECODER TIMING DIAGRAM



MOTOROLA Semiconductor Products Inc.

MC145026 • MC145027 • MC145028

FIGURE 8 — ENCODER DATA WAVEFORMS (MC145026)



ARCHIVE DOCUMENT - NOT FOR NEW DESIGN


Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



MOTOROLA Semiconductor Products Inc.

MC145026•MC145027•MC145028

FIGURE 7 MC145027 FLOWCHART




ARCHIVED DOCUMENT - NOT FOR NEW DESIGN



MOTOROLA Semiconductor Products Inc.

MC145026 • MC145027 • MC145028

FIGURE 8 — MC145028 FLOWCHART



*For shift register comparisons, a "T" is stored as a "1".


ARCHIVE DOCUMENT - NOT FOR NEW DESIGN



MOTOROLA Semiconductor Products Inc.

MC145026-MC145027-MC145028

FIGURE 9 - MC145027/MC145028
max. V_D Clayout.



Clayout (pF) on Pins 1-5 (MC145027), Pins 1-5 and 12-15 (MC145028).

ARCHIVE DOCUMENT NOT FOR NEW DESIGN



MOTOROLA Semiconductor Products Inc.


MC145026•MC145027•MC145028

ARCHIVE DOCUMENT - NOT FOR NEW DESIGN



MOTOROLA Semiconductor Products Inc.

3501 ED BUESTEIN BLVD. AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.



MOTOROLA Semiconductor Products Inc.