

September 1997 Revised May 1999

FST3257

Quad 2:1 Multiplexer/Demultiplexer Bus Switch

General Description

The Fairchild Switch FST3257 is a quad 2:1 high-speed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

When \overline{OE} is LOW, the select pin connects the A Port to the selected B Port output. When \overline{OE} is HIGH, the switch is

OPEN and a high-impedance state exists between the two ports.

Features


- \blacksquare 4Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low Icc
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:


| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| FST3257M | M16A | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow |
| FST3257QSC | MQA16 | 16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide |
| FST3257MTC | MTC16 | 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Pin Descriptions

| Pin Name | Description |
|--------------------------------|-------------------|
| ŌE | Bus Switch Enable |
| S | Select Input |
| Α | Bus A |
| B ₄ -B ₂ | Bus B |

Truth Table

| s | OE | Function |
|---|----|------------|
| Х | Н | Disconnect |
| L | L | $A = B_1$ |
| Н | L | $A = B_2$ |

Absolute Maximum Ratings(Note 1)

| Supply Voltage (V _{CC}) | 0.5V to +7.0V |
|--|------------------|
| DC Switch Voltage (V _S) | -0.5V to +7.0V |
| DC Input Voltage (V _{IN})(Note 2) | -0.5V to +7.0V |
| DC Input Diode Current (I _{IK}) V _{IN} <0V | -50mA |
| DC Output (I _{OUT}) Sink Current | 128mA |
| DC V _{CC} /GND Current (I _{CC} /I _{GND}) | +/- 100mA |
| Storage Temperature Range (Total) | -65°C to +150 °C |

Recommended Operating Conditions (Note 3)

 $\begin{array}{lll} \mbox{Power Supply Operating (V_{CC})} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature (T_A) -40 °C to +85 °C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

| | | v _{cc} | $T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$ | | | | |
|------------------|---------------------------------------|-----------------|---|-----------------|------|-------|--|
| Symbol | Parameter | (V) | Min | Typ (Note 4) | Max | Units | Conditions |
| V _{IK} | Clamp Diode Voltage | 4.5 | | | -1.2 | V | I _{IN} = -18mA |
| V _{IH} | High Level Input Voltage | 4.0-5.5 | 2.0 | | | V | |
| V _{IL} | Low Level Input Voltage | 4.0-5.5 | | | 0.8 | V | |
| II | Input Leakage Current | 5.5 | | | ±1.0 | μΑ | 0≤ V _{IN} ≤5.5V |
| I _{OZ} | OFF-STATE Leakage Current | 5.5 | | | ±1.0 | μΑ | 0 ≤A, B ≤V _{CC} |
| R _{ON} | Switch On Resistance | 4.5 | | 4 | 7 | Ω | V _{IN} = 0V, I _{IN} = 64mA |
| | (Note 5) | 4.5 | | 4 | 7 | Ω | $V_{IN} = 0V$, $I_{IN} = 30mA$ |
| | | 4.5 | | 8 | 15 | Ω | V _{IN} = 2.4V, I _{IN} = 15mA |
| | | 4.0 | | 11 | 20 | Ω | V _{IN} = 2.4V, I _{IN} = 15mA |
| I _{CC} | Quiescent Supply Current | 5.5 | | | 3 | μΑ | V _{IN} = V _{CC} or GND, I _{OUT} = 0 |
| ΔI _{CC} | Increase in I _{cc} per Input | 5.5 | | | 2.5 | mA | One input at 3.4V Other inputs at V _{CC} or GND |

Note 4: Typical values are at V_{CC} = 5.0V and T_A = +25°C

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

| Symbol | Parameter | $T_A = -40$ °C to +85°C, $C_L = 50$ pF, RU = RD = 500Ω | | | | Units | Conditions | Figure No. |
|------------------------------------|---|--|------|-----------------|------|-------|--|----------------------|
| Symbol | | $V_{CC} = 4.5 - 5.5V V_{C}$ | | $V_{CC} = 4.0V$ | | Units | Conditions | rigure No. |
| | | Min | Max | Min | Max | | | |
| t t | Prop Delay Bus to Bus (Note 6) | | 0.25 | | 0.25 | ns | V _I = Open | Figure 1 Figure 2 |
| t _{PHL} ,t _{PLH} | Prop Delay, Select to Bus A | 1.0 | 4.7 | | 5.2 | 113 | | |
| t_{PZH}, t_{PZL} | Output Enable Time, Select to Bus B | 1.0 | 5.2 | | 5.7 | ns | V _I = 7V for t _{PZL} V _I = Open for t _{PZH} | Figure 1 Figure 2 |
| | Output Enable Time, OE to Bus A, B | 1.0 | 5.1 | | 5.6 | | V _I = Open for t _{PZH} | |
| t_{PHZ},t_{PLZ} | Output Disable Time, Select to Bus B | 1.0 | 5.2 | | 5.5 | ns | V _I = 7V for t _{PLZ} V _I = Open for t _{PHZ} | Figure 1 Figure 2 |
| | Output Disable Time, Output Enable Time, OE to Bus A, B | 1.5 | 5.5 | | 5.5 | | V _I = Open for t _{PHZ} | |


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 7)

| Symbol | | Parameter | Тур | Max | Units | Conditions |
|------------------|--------|-------------------------------|-----|-----|-------|--|
| C _{IN} | | Control Pin Input Capacitance | 3 | | pF | V _{CC} = 5.0V |
| Cura | A Port | Input/Output Capacitance | 7 | | pF | V _{CC} , OE = 5.0V |
| C _{I/O} | B Port | rt | 5 | | pF | VCC, OL = 3.0V |

Note 7: T_A = +25°C, f = 1 Mhz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ohms source terminated in 50 Ohms

 $\label{eq:Note: CL} \textbf{Note: } C_L \text{ includes load and stray capacitance}$ $\textbf{Note: } Input \ \text{PRR} = 1.0 \ \text{MHz}, \ t_W = 500 \ \text{nS}$

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms





16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com