

Serial Digital Cable Driver with Adjustable Outputs

CLC006

APPLICATIONS:

- Digital video routers, DAs, switchers
- 4f_{SC}, 4:2:2 and 360Mbps serial digital video interfaces
- Lower power replacement for GS9008 in most applications
- Cable driver for digital data transmission


FEATURES:

- · No external pull-down resistors required
- Two amplitude-adjustable outputs
- · 650ps rise and fall times
- Operates from single +5V or -5.2V supply
- Low power dissipation
- DC to >400Mbps


DESCRIPTION

The CLC006 is a monolithic cable driver, designed to conform to the SMPTE 259M standard for the transmission of serial digital video signals. The CLC006 operates at data rates from DC to over 400Mbps, with nominal rise and fall times of 650ps. An internal bandgap reference defines an accurate, low drift, $1.6V_{pp}$ output swing at each of two outputs. When used with a back-matching resistor to drive a terminated cable, the result is a $0.8V_{pp}$ swing at the load. With the addition of one external resistor the output swing may be adjusted from the nominal $1.6V_{pp}$ down to $0.7V_{pp}$. With three external resistors the output swing can be adjusted from $0.7V_{pp}$ to greater than $2V_{pp}$.

The CLC006 draws less quiescent current than other solutions, and requires no external pull-down resistors to bias the outputs. The result is low power dissipation (185mW with both outputs loaded) and less board space used. The DC coupled differential inputs may be driven with ECL level signals or with DC-shifted ECL signals. Additionally, high voltage gain allows operation with input signal swings that are substantially smaller than ECL swings. As a result, the CLC006 makes an excellent general-purpose, high-speed driver for digital applications.



The CLC006 is packaged in an 8-pin SOIC package and operates from a single +5V or -5.2V power supply.



Comlinear Corporation • 4800 Wheaton Drive • Fort Collins, CO 80525 • National Semiconductor: Customer Response Group (800) 272-9959 April 1995

270Mbps Eye Pattern

Conditions	Тур	Guaranteed MIN/MAX			Units	Notes
CLC006AJE	+25°C	+25°C	0 to 70°C	-40 to 85°C		
no load	34	37	39	39	mA	
driving 2 loads	37				mA	
	-	30	50	50		
at the load, $R_{EXT} = \infty$		750/850	750/850	750/850	mV _{pp}	1
at the load, $R_{EXT} = 10k\Omega$	610				mV _{pp}	1
er limit	-0.7	-0.8	-0.8	-0.8	V	
er limit	-2.6	-2.5	-2.5	-2.5	V	
	200	200	200	200	mV	
V _{ee} supply	26	20	20	20	dB	
	650	425/825	400/850	400/850	ps	
	5				%	
	1.0				ns	
	50				ps	2
	25				ps _{pp}	3
NCE						
	1.0				pF	
	5				Ω	
	6				nH	
			Orderina	Informat	tion	
mum Ratings						
mum Ratings	SV					ion
6	SV	Model	Temperature	Range	Descript	
6 V _{ee} to V	cc CL			Range		
6	cc CL	Model	Temperature I -40°C to +8	Range	Descript	
	CLC006AJE no load driving 2 loads at the load, $R_{EXT} = \infty$ at the load, $R_{EXT} = 10k\Omega$ er limit trude V_{ee} supply	Structure 31^{P} CLC006AJE +25°C no load 34 driving 2 loads 37 10 -1.7 -3.3 800 at the load, $R_{EXT} = \infty$ 800 at the load, $R_{EXT} = 10 k\Omega$ 610 er limit -0.7 row limit -2.6 200 26 Vee supply 26 NCE 1.0 5 1.0 5 1.0	CLC006AJE +25°C +25°C no load driving 2 loads 34 37 10 30 -1.7 -3.3 at the load, $R_{EXT} = \infty$ at the load, $R_{EXT} = 10k\Omega$ 30 -1.7 -3.3 800 610 -0.7 -0.8 -2.6 200 200 750/850 610 -0.7 -0.8 -2.5 200 er limit tri limit vide Vee supply -0.7 26 -0.8 -2.5 200 650 5 1.0 50 25 425/825 NCE 1.0 5	Output 31^{P} $+25^{\circ}C$ $0 \tan 300^{\circ} \sin 300^{\circ} \sin$	CLC006AJE+25°C+25°C0 to 70°C-40 to 85°Cno load driving 2 loads34373939at the load, $R_{EXT} = \infty$ at the load, $R_{EXT} = 10 k\Omega$ 800750/850750/850750/850er limit or limit-0.7-0.8-0.8-0.8-2.6-2.5-2.5-2.5-2.5200200200200200Vee supply26202020NCE1.051.05	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Voltage swing at the load as in Figure 2.


t_{pd} (low to high) - t_{pd} (high to low).
 Noise plus pattern-induced components.

Comlinear reserves the right to change specifications without notice.

CLC006 OPERATION

Device Description

The CLC006 serial digital cable driver is an ECL-compatible buffer designed to meet the requirements of SMPTE 259M. The device drives over 300m of cable (Belden 1505 or 8281) and delivers full ECL swing to a matched 75 Ω load up to 400Mbits/s. The CLC006 has two adjustable outputs. The logic swing can be adjusted with external resistors. The output pins of the CLC006 swing twice the load peak-to-peak logic level; the impedance matching network (load and backmatching resistor) cuts this in half. The output resistance is nominally 5 Ω .




Adding a 75Ω resistor in series with the output yields return loss in compliance with SMPTE standards.

The CLC006 output stage is self-biasing, unlike standard ECL devices. The output stage is a complementary bipolar emitter follower, similar to an op-amp; it does not require a pull-down resistor. Considerable power and cost savings result from this class AB output topology. Typical ECL (class A emitter follower) devices require an emitter load resistor and termination voltage ($50\Omega \& -2V$ or $150\Omega \& -5V$). The CLC006 cable driver gives full output swing without this added expense. The CLC006 consumes significantly less system power than other cable drivers. The device operates with AC or DC coupled outputs.

Output Interfacing

As with any amplifier, the output impedance is a function of the bias condition of the output transistors. The plot for output impedance shows output impedance in three states; output high, low, alternating high and low. A pulldown (logic high, continuous stream of ones) and a pull-up (logic low, continuous stream of zeros) resistor on the output forces the correct load current for a real measurement of output impedance as a function of logic state. The output impedance graphs also show a curve without a pullup/down. While the device would never operate in this DC condition, it does simulate the average output impedance midway between extremes; a continuous stream of alternating zero and one.



Input Interfacing

The CLC006 was designed to be driven directly from ECL outputs. The electrical specifications are guaranteed with differential drive. You may use a single-ended source if you can tolerate some degradation from specified jitter performance at high bit rates. In either case the source must provide bias current to the driven input. Bias the static input with a resistive divider (total resistance 1k Ω) to V_{cc} -1.3V. The following caution on PECL operation is especially important for single-ended drive.

Positive ECL (PECL) Operation

The CLC006 can be used with positive ECL (PECL: V_{cc} = +5V, $V_{ee} = 0V$) supplies (Figure 1). Due to the AC coupling capacitors on the output, the same ECL peak-to-peak swing levels will appear at the load. ECL output levels are referenced to the positive supply. Keeping clean ground is usually easier than any other voltage. The CLC006 logic internal reference levels are derived from the positive supply, V_{cc}. The PSRR to V_{cc} is low (about 0.5dB). As with any ECL device, PECL operation requires care in bypassing the positive supply. Use 3 bypass capacitors (6.8 μ F, 0.1 μ F, 100pF). A choke in series with V_{cc} further reduces supply noise coupling. Keep in mind that the inputs must have a source of bias current. A resistive divider between the supplies set to 3.7V (5V - 1.3V) will both bias the inputs and set the logic threshold. A resistive divider (total series resistance about $1k\Omega$) at 1.3V below the more positive supply works well.

Output Amplitude Adjustment

The CLC006 needs no external components to drive a 75 Ω load to 800mV peak-to-peak. Adding external resistors allows adjustment of the output amplitude. The simplest circuit to reduce the output to <800mV is Figure 2.





Figure 1. Positive ECL Circuit

One resistor between pins 3 and 4 trims the output from 800mV to a more optimal value to drive some serial digital video receivers. This resistor can be fixed or variable. Find typical resistor/output voltage values in the tables under the suggested schematics. Add bypass capacitors on pins 3 and 4 to reduce output coupling to the reference pins. Omitting them slightly degrades jitter performance from the datasheet specifications. Adding two more resistors (Figure 3) allows the freedom to adjust the output to >800mV, as well as <800mV. With fixed R₁, R₂ (3k Ω , 2.4k Ω , respectively) the table in Figure 3 shows R vs. typical output voltage. For maximum output voltage, R = ∞ , R₁ = R₂ = 2.2k Ω . For reduced output only, consider Figure 2 for its simplicity and power supply rejection.



R	Output Voltage (V _{pp} into 75 Ω)				
open	800mV				
30kΩ	755				
20k	690				
10k	610				
5k	550				
2k	460				
1k	405				
0	340				

Figure 2. Reduced Output




Figure 3. Increasing and Decreasing Output

NOTE: Bypassing pin 3 to ground (0.01µF) may improve transient response in some circuit layouts.

¹Amphenol 31-5329-72RFX. ²As required, see text.

Component

Evaluation Board

Comlinear provides a free evaluation board, part number 730056. This board offers provisions to experiment with interfacing and output level adjustment. This board is used by both CLC006 and CLC007 (fixed outputs). The general schematic is Figure 4. Component values for the CLC006 are in the table above. For proper ECL device termination, the inputs must look like 50 Ω at -2V. Figure 4 shows how. R2 is for differential input termination. This is most useful for twisted pair termination. Use simple 75Ω input termination to ground for bench testing.




Figure 4. Cable Driver Evaluation Board Schematic

Customer Design Applications Support

Together, Comlinear and National Semiconductor are committed to design excellence. For sales, literature and technical support call the National Semiconductor Customer Response Group at 1-800-272-9959 or fax 1-800-737-7018.

006 not used

-			
75Ω BNC ¹	V _{in} + ,V _{in} - ,0 Q 0	Q ₀	$Q_1 \overline{Q_1}$
0.01µF 1206	C ₇		
0.1μF 1206	$C_1 C_2 C_8$		$C_3 C_4$
33pF ²	$C_1 C_2 C_8 \\ C_5 C_6$		
6.8μF 5032 (Digikey #PCT3685)	C ₉		
Banana Jack	GND V _{ee}		
deltaV _{out} resistors	See Text		
75Ω 1206	R ₇		R ₈ R ₉
ECL (50 Ω /-2V) input termination: R ₁ , R ₃ = 82.5 Ω 1206 R ₄ , R ₅ = 127 Ω 1206		R_1	Ω input termination: , R ₃ = 75Ω 1206 , R ₅ not used

CLC006 Evaluation Board Components

006 used