

NTE6810 Integrated Circuit 128 x 8–Bit Static Random Access Memory (SRAM)

Description:

The NTE6810 is a byte–orgainzed memory in a 24–Lead DIP type package designed for use in bus–organized systems. It is fabricated with N–channel silicon–gate technology. For ease of use, this device operates from a single power supply, has compatibility with TTL and DTL, and needs no clocks or refreshing because of static operation.

The memory is compatible with the 6800 Microcomputer Family, providing random storage in byte increments. Memory expansion is provided through multiple Chip Select inputs.

Features:

- Organized as 128 Bytes of 8–Bits
- Static Operation
- Bidirectional Three–State Data Input/Output
- Six Chip Select Inputs (Four Active Low, Two Active High)
- Single 5V Power Supply
- TTL Compatible
- Maximum Access Time: 450ns

Absolute Maximum Ratings:

Supply Voltage, V _{CC} –0.3 t	o +7V
Input Voltage, V _{in}	o +7V
Operating Temperature Range, T _A	+70°C
Storage Temperature Range, T _{stq} –65° to +	150°C
Thermal Resistance, Junction to Ambient, R _{OJA} +120)°C/W


Note 1. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage (e.g., either VSS or VCC).

$\underline{\textbf{DC Electrical Characteristics:}} \ \ (V_{CC} = 5V \pm 5\%, \ V_{SS} = 0, \ T_{A} = 0^{\circ} \ \, \text{to } +70^{\circ}\text{C} \ \, \text{unless otherwise specified)}$

Parameter	Symbol	Test Conditions	Min	Max	Unit
Input High Voltage	V_{IH}		V _{SS} +2.0	V _{CC}	V
Input Low Voltage	V _{IL}		V _{SS} -0.3	V _{SS} +0.8	V
Input Current $(A_n, R/\overline{W}, \overline{CS}_n)$	I _{in}	$V_{in} = 0 \text{ to } 5.25V$	1	2.5	μΑ
Output High Voltage	V _{OH}	$I_{OH} = -205\mu A$	2.4	_	V
Output Low Voltage	V_{OL}	I _{OL} = 1.6mA	_	0.4	V
Output Leakage Current (Three–State)	I _{TSI}	$CS = 0.8V$ or $\overline{CS} = 2V$, $V_{out} = 0.4V$ to 2.4V	-	10	μΑ
Supply Current	I _{CC}	V_{CC} = 5.25V, All other pins grounded	_	80	mA
Input Capacitance (A _n , R/ \overline{W} , CS _n , \overline{CS} _n)	C _{in}	$V_{in} = 0$, $T_A = +25^{\circ}C$, $f = 1MHz$	ı	7.5	pF
Output Capacitance (D _n)	C _{out}	$V_{out} = 0$, $T_A = +25$ °C, $f = 1$ MHz, CSO = 0	_	12.5	pF


AC Operating Conditions and Characteristics:

Parameter	Symbol	Min	Max	Unit
Read Cycle ($V_{CC} = 5V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ$ to +70° unless other	erwise specific	ed)		
Read Cycle Time	t _{cyc(R)}	450	_	ns
Access Time	t _{acc}	_	450	ns
Address Setup Time	t _{AS}	20	_	ns
Address Hold Time	t _{AH}	0	_	ns
Data Delay Time (Read)	t _{DDR}	_	230	ns
Read to Select Delay Time	t _{RCS}	0	_	ns
Data Hold from Address	t _{DHA}	10	_	ns
Output Hold Time	t _H	10	_	ns
Data Hold from Read	t _{DHR}	10	80	ns
Read Hold from Chip Select	t _{RH}	0	_	ns
Write Cycle ($V_{CC} = 5V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ$ to +70° unless other	erwise specific	ed)		
Write Cycle Time	t _{cyc(W)}	450	_	ns
Address Setup Time	t _{AS}	20	_	ns
Address Hold Time	t _{AH}	0	_	ns
Chip Select Pulse Width	t _{CS}	300	_	ns
Write to Chip Select Delay Time	t _{WCS}	0	_	ns
Data Setup Time (Write)	t _{DSW}	190	_	ns
Input Hold Time	t _H	10	_	ns
Write Hold Time from Chip Select	t _{WH}	0	_	ns



- Note 1. Voltage levels shown are $V_L \le 0.4V$, $V_H \ge 2.4V$, unless otherwise specified. Note 2. Measurement pointas shown are 0.8V and 2.0V, unless otherwise specified.
- Note 3. CS and \overline{CS} have same timing.

Write Cycle Timing



- Note 1. Voltage levels shown are $V_L \le 0.4 V$, $V_H \ge 2.4 V$, unless otherwise specified.
- Note 2. Measurement pointas shown are 0.8V and 2.0V, unless otherwise specified.
- Note 3. CS and \overline{CS} have same timing.

