



# High-speed Multi-phase PLL Clock Buffer

## Features

- 500-ps max. Total Timing Budget™ (TTB™) window
- 12–100-MHz (CY7B993V), or 24–200-MHz (CY7B994V) input/output operation
- Matched pair output skew < 200 ps
- Zero input-to-output delay
- 18 LVTTTL outputs driving 50Ω terminated lines
- 16 outputs at 200 MHz: Commercial temperature
- 6 outputs at 200 MHz: Industrial temperature
- 3.3V LVTTTL/LVPECL, fault-tolerant, and hot insertable reference inputs
- Phase adjustments in 625-/1300-ps steps up to ± 10.4 ns
- Multiply/divide ratios of 1–6, 8, 10, 12
- Individual output bank disable
- Output high-impedance option for testing purposes
- Fully integrated phase-locked loop (PLL) with lock indicator
- <50-ps typical cycle-to-cycle jitter
- Single 3.3V ± 10% supply
- 100-pin TQFP package
- 100-lead BGA package


## Functional Description

The CY7B993V and CY7B994V High-speed Multi-phase PLL Clock Buffers offer user-selectable control over system clock functions. This multiple-output clock driver provides the system integrator with functions necessary to optimize the timing of high-performance computer and communication systems.

These devices feature a guaranteed maximum TTB window specifying all occurrences of output clocks with respect to the input reference clock across variations in output frequency, supply voltage, operating temperature, input edge rate, and process.


Eighteen configurable outputs each drive terminated transmission lines with impedances as low as 50Ω while delivering minimal and specified output skews at LVTTTL levels. The outputs are arranged in five banks. Banks 1 to 4 of four outputs allow a divide function of 1 to 12, while simultaneously allowing phase adjustments in 625–1300-ps increments up to 10.4 ns. One of the output banks also includes an independent clock invert function. The feedback bank consists of two outputs, which allows divide-by functionality from 1 to 12 and limited phase adjustments. Any one of these eighteen outputs can be connected to the feedback input as well as driving other inputs.

Selectable reference input is a fault tolerance feature that allows smooth change-over to secondary clock source, when the primary clock source is not in operation. The reference inputs and feedback inputs are configurable to accommodate both LVTTTL or Differential (LVPECL) inputs. The completely integrated PLL reduces jitter and simplifies board layout.



Pin Configurations

100-pin TQFP



**Pin Configurations** (continued)

**100-lead BGA**

	1	2	3	4	5	6	7	8	9	10
<b>A</b>	1QB1	1QB0	1QA1	1QA0	QFA0	QFA1	FBKB+	VCCQ	FBKA–	FBKA+
<b>B</b>	VCCN	VCCN	VCCN	VCCN	VCCN	VCCN	VCCQ	FBKB–	FBSEL	REFA+
<b>C</b>	GND	GND	GND	GND	GND	GND	VCCQ	GND	GND	REFA–
<b>D</b>	LOCK	4F0 (3_level)	3F1 (3_level)	GND	FBDS1 (3_level)	FBDS0 (3_level)	2F0 (3_level)	VCCQ	REFSEL	REFB–
<b>E</b>	4QB1	VCCN	4DS1 (3_level)	GND	3F0 (3_level)	4F1 (3_level)	GND	FS (3_level)	VCCN	REFB+
<b>F</b>	4QB0	VCCN	3DS1 (3_level)	GND	GND	GND	GND	FBF0 (3_level)	VCCN	2QA0
<b>G</b>	4QA1	2DS1 (3_level)	VCCQ	GND	GND	GND	GND	VCCQ	1F0 (3_level)	2QA1
<b>H</b>	4QA0	1DS1 (3_level)	1DS0 (3_level)	VCCQ	GND	GND	VCCQ	OUTPUT MODE (3_level)	FBDIS	2QB0
<b>J</b>	4DS0 (3_level)	3DS0 (3_level)	2DS0 (3_level)	DIS1	VCCN	VCCN	GND	INV3 (3_level)	DIS3	2QB1
<b>K</b>	2F1 (3_level)	1F1 (3_level)	DIS2	VCCN	3QA0	3QA1	GND	3QB0	3QB1	DIS4

**Pin Definitions** [1]

Pin Name	I/O	Pin Type	Pin Description
FBSEL	Input	LVTTL	<b>Feedback Input Select:</b> When LOW, FBKA inputs are selected. When HIGH, the FBKB inputs are selected. This input has an internal pull-down.
FBKA+, FBKA– FBKB+, FBKB–	Input	LVTTL/ LVDIFF	<b>Feedback Inputs:</b> One pair of inputs selected by the FBSEL is used to feedback the clock output xQn to the phase detector. The PLL will operate such that the rising edges of the reference and feedback signals are aligned in both phase and frequency. These inputs can operate as differential PECL or single-ended TTL inputs. When operating as a single-ended LVTTL input, the complementary input must be left open.
REFA+, REFA– REFB+, REFB–	Input	LVTTL/ LVDIFF	<b>Reference Inputs:</b> These inputs can operate as differential PECL or single-ended TTL reference inputs to the PLL. When operating as a single-ended LVTTL input, the complementary input must be left open.
REFSEL	Input	LVTTL	<b>Reference Select Input:</b> The REFSEL input controls how the reference input is configured. When LOW, it will use the REFA pair as the reference input. When HIGH, it will use the REFB pair as the reference input. This input has an internal pull-down.
FS	Input	3-level Input	<b>Frequency Select:</b> This input must be set according to the nominal frequency ( $f_{NOM}$ ) (see <i>Table 1</i> ).
FBF0	Input	3-level Input	<b>Feedback Output Phase Function Select:</b> This input determines the phase function of the Feedback bank's QFA[0:1] outputs (see <i>Table 3</i> ).

**Note:**

- For all three-state inputs, HIGH indicates a connection to  $V_{CC}$ , LOW indicates a connection to GND, and MID indicates an open connection. Internal termination circuitry holds an unconnected input to  $V_{CC}/2$ .

**Pin Definitions** (continued)<sup>[1]</sup>

Pin Name	I/O	Pin Type	Pin Description
FBDS[0:1]	Input	3-level Input	<b>Feedback Divider Function Select:</b> These inputs determine the function of the QFA0 and QFA1 outputs (see <i>Table 4</i> ).
FBDIS	Input	LVTTTL	<b>Feedback Disable:</b> This input controls the state of QFA[0:1]. When HIGH, the QFA[0:1] is disabled to the “HOLD-OFF” or “HI-Z” state; the disable state is determined by OUTPUT_MODE. When LOW, the QFA[0:1] is enabled (see <i>Table 5</i> ). This input has an internal pull-down.
[1:4]F[0:1]	Input	3-level Input	<b>Output Phase Function Select:</b> Each pair controls the phase function of the respective bank of outputs (see <i>Table 3</i> ).
[1:4]DS[0:1]	Input	3-level Input	<b>Output Divider Function Select:</b> Each pair controls the divider function of the respective bank of outputs (see <i>Table 4</i> ).
DIS[1:4]	Input	LVTTTL	<b>Output Disable:</b> Each input controls the state of the respective output bank. When HIGH, the output bank is disabled to the “HOLD-OFF” or “HI-Z” state; the disable state is determined by OUTPUT_MODE. When LOW, the [1:4]Q[A:B][0:1] is enabled (see <i>Table 5</i> ). These inputs each have an internal pull-down.
INV3	Input	3-level Input	<b>Invert Mode:</b> This input only affects Bank 3. When this input is LOW, each matched output pair will become complementary (3QA0+, 3QA1–, 3QB0+, 3QB1–). When this input is HIGH, all four outputs in the same bank will be inverted. When this input is MID all four outputs will be non inverting.
LOCK	Output	LVTTTL	<b>PLL Lock Indicator:</b> When HIGH, this output indicates the internal PLL is locked to the reference signal. When LOW, the PLL is attempting to acquire lock.
OUTPUT_MODE	Input	3-Level Input	<b>Output Mode:</b> This pin determines the clock outputs’ disable state. When this input is HIGH, the clock outputs will disable to high-impedance (HI-Z). When this input is LOW, the clock outputs will disable to “HOLD-OFF” mode. When in MID, the device will enter factory test mode.
QFA[0:1]	Output	LVTTTL	<b>Clock Feedback Output:</b> This pair of clock outputs is intended to be connected to the FB input. These outputs have numerous divide options and three choices of phase adjustments. The function is determined by the setting of the FBDS[0:1] pins and FBF0.
[1:4]Q[A:B][0:1]	Output	LVTTTL	<b>Clock Output:</b> These outputs provide numerous divide and phase select functions determined by the [1:4]DS[0:1] and [1:4]F[0:1] inputs.
VCCN		PWR	<b>Output Buffer Power:</b> Power supply for each output pair.
VCCQ		PWR	<b>Internal Power:</b> Power supply for the internal circuitry.
GND		PWR	<b>Device Ground.</b>

**Block Diagram Description**
**Phase Frequency Detector and Filter**

These two blocks accept signals from the REF inputs (REFA+, REFA–, REFB+, or REFB–) and the FB inputs (FBKA+, FBKA–, FBKB+, or FBKB–). Correction information is then generated to control the frequency of the voltage-controlled oscillator (VCO). These two blocks, along with the VCO, form a PLL that tracks the incoming REF signal.

The CY7B993V/994V have a flexible REF and FB input scheme. These inputs allow the use of either differential LVPECL or single-ended LVTTTL inputs. To configure as single-ended LVTTTL inputs, the complementary pin must be left open (internally pulled to 1.5V). The other input pin can then be used as an LVTTTL input. The REF inputs are also tolerant to hot insertion.

The REF inputs can be changed dynamically. When changing from one reference input to the other of the same frequency, the PLL is optimized to ensure that the clock output period will not be less than the calculated system budget ( $t_{MIN} = t_{REF}$  (nominal reference clock period) –  $t_{CCJ}$  (cycle-to-cycle jitter) –  $t_{PDEV}$  (max. period deviation)) while reacquiring the lock.

**VCO, Control Logic, Divider, and Phase Generator**

The VCO accepts analog control inputs from the PLL filter block. The FS control pin setting determines the nominal operational frequency range of the divide by one output ( $f_{NOM}$ ) of the device.  $f_{NOM}$  is directly related to the VCO frequency. There are two versions: a low-speed device (CY7B993V) where  $f_{NOM}$  ranges from 12 MHz to 100 MHz, and a high-speed device (CY7B994V) that ranges from 24 MHz to 200 MHz. The FS setting for each device is shown in *Table 1*.

The  $f_{NOM}$  frequency is seen on “divide-by-one” outputs. For the CY7B994V, the upper  $f_{NOM}$  range extends from 96 MHz to 200 MHz.

**Table 1. Frequency Range Select**

FS <sup>[2]</sup>	CY7B993V		CY7B994V	
	f <sub>NOM</sub> (MHz)		f <sub>NOM</sub> (MHz)	
	Min.	Max.	Min.	Max.
LOW	12	26	24	52
MID	24	52	48	100
HIGH	48	100	96	200

**Time Unit Definition**

Selectable skew is in discrete increments of time unit (t<sub>U</sub>). The value of a t<sub>U</sub> is determined by the FS setting and the maximum nominal output frequency. The equation to be used to determine the t<sub>U</sub> value is as follows:

$$t_U = 1/(f_{NOM} * N).$$

N is a multiplication factor which is determined by the FS setting. f<sub>NOM</sub> is nominal frequency of the device. N is defined in Table 2.

**Table 2. N Factor Determination**

FS	CY7B993V		CY7B994V	
	N	f <sub>NOM</sub> (MHz) at which t <sub>U</sub> = 1.0 ns	N	f <sub>NOM</sub> (MHz) at which t <sub>U</sub> = 1.0 ns
LOW	64	15.625	32	31.25
MID	32	31.25	16	62.5
HIGH	16	62.5	8	125

**Divide and Phase Select Matrix**

The Divide and Phase Select Matrix is comprised of five independent banks: four banks of clock outputs and one bank for feedback. Each clock output bank has two pairs of low-skew, high-fanout output buffers ([1:4]Q[A:B][0:1]), two phase function select inputs ([1:4]F[0:1]), two divider function selects ([1:4]DS[0:1]), and one output disable (DIS[1:4]).

The feedback bank has one pair of low-skew, high-fanout output buffers (QFA[0:1]). One of these outputs may connect to the selected feedback input (FBK[A:B]±). This feedback bank also has one phase function select input (FBF0), two divider function selects FSDS[0:1], and one output disable (FBDIS).

The phase capabilities that are chosen by the phase function select pins are shown in Table 3. The divide capabilities for each bank are shown in Table 4.

**Notes:**

- The level to be set on FS is determined by the “nominal” operating frequency (f<sub>NOM</sub>) of the V<sub>CO</sub> and Phase Generator. f<sub>NOM</sub> always appears on an output when the output is operating in the undivided mode. The REF and FB are at f<sub>NOM</sub> when the output connected to FB is undivided.
- BK1, BK2 denotes following the skew setting of Bank1 and Bank2, respectively.


**Table 3. Output Skew Select Function**

Function Selects		Output Skew Function				
[1:4]F1	[1:4]F0 and FBF0	Bank1	Bank2	Bank3	Bank4	Feedback Bank
LOW	LOW	-4t <sub>U</sub>	-4t <sub>U</sub>	-8t <sub>U</sub>	-8t <sub>U</sub>	-4t <sub>U</sub>
LOW	MID	-3t <sub>U</sub>	-3t <sub>U</sub>	-7t <sub>U</sub>	-7t <sub>U</sub>	NA
LOW	HIGH	-2t <sub>U</sub>	-2t <sub>U</sub>	-6t <sub>U</sub>	-6t <sub>U</sub>	NA
MID	LOW	-1t <sub>U</sub>	-1t <sub>U</sub>	BK1 <sup>[3]</sup>	BK1 <sup>[3]</sup>	NA
MID	MID	0t <sub>U</sub>	0t <sub>U</sub>	0t <sub>U</sub>	0t <sub>U</sub>	0t <sub>U</sub>
MID	HIGH	+1t <sub>U</sub>	+1t <sub>U</sub>	BK2 <sup>[3]</sup>	BK2 <sup>[3]</sup>	NA
HIGH	LOW	+2t <sub>U</sub>	+2t <sub>U</sub>	+6t <sub>U</sub>	+6t <sub>U</sub>	NA
HIGH	MID	+3t <sub>U</sub>	+3t <sub>U</sub>	+7t <sub>U</sub>	+7t <sub>U</sub>	NA
HIGH	HIGH	+4t <sub>U</sub>	+4t <sub>U</sub>	+8t <sub>U</sub>	+8t <sub>U</sub>	+4t <sub>U</sub>

**Table 4. Output Divider Function**

Function Selects		Output Divider Function				
[1:4]DS1 and FBDS1	[1:4]DS0 and FBDS0	Bank 1	Bank 2	Bank 3	Bank 4	Feedback Bank
LOW	LOW	/1	/1	/1	/1	/1
LOW	MID	/2	/2	/2	/2	/2
LOW	HIGH	/3	/3	/3	/3	/3
MID	LOW	/4	/4	/4	/4	/4
MID	MID	/5	/5	/5	/5	/5
MID	HIGH	/6	/6	/6	/6	/6
HIGH	LOW	/8	/8	/8	/8	/8
HIGH	MID	/10	/10	/10	/10	/10
HIGH	HIGH	/12	/12	/12	/12	/12

Figure 1 illustrates the timing relationship of programmable skew outputs. All times are measured with respect to REF with the output used for feedback programmed with 0t<sub>U</sub> skew. The PLL naturally aligns the rising edge of the FB input and REF input. If the output used for feedback is programmed to another skew position, then the whole t<sub>U</sub> matrix will shift with respect to REF. For example, if the output used for feedback is programmed to shift -8t<sub>U</sub>, then the whole matrix is shifted forward in time by 8t<sub>U</sub>. Thus an output programmed with 8t<sub>U</sub> of skew will effectively be skewed 16t<sub>U</sub> with respect to REF.



**Figure 1. Typical Outputs with FB Connected to a Zero-Skew Output<sup>[4]</sup>**

### Output Disable Description

The feedback Divide and Phase Select Matrix Bank has two outputs, and each of the four Divide and Phase Select Matrix Banks have four outputs. The outputs of each bank can be independently put into a HOLD-OFF or high-impedance state. The combination of the OUTPUT\_MODE and DIS[1:4]/FBDIS inputs determines the clock outputs' state for each bank. When the DIS[1:4]/FBDIS is LOW, the outputs of the corresponding bank will be enabled. When the DIS[1:4]/FBDIS is HIGH, the outputs for that bank will be disabled to a high-impedance (HI-Z) or HOLD-OFF state depending on the OUTPUT\_MODE input. *Table 5* defines the disabled output functions.

The HOLD-OFF state is intended to be a power saving feature. An output bank is disabled to the HOLD-OFF state in a maximum of six output clock cycles from the time when the disable input (DIS[1:4]/FBDIS) is HIGH. When disabled to the

HOLD-OFF state, non-inverting outputs are driven to a logic LOW state on its falling edge. Inverting outputs are driven to a logic HIGH state on its rising edge. This ensures the output clocks are stopped without glitch. When a bank of outputs is disabled to HI-Z state, the respective bank of outputs will go HI-Z immediately.

**Table 5. DIS[1:4]/FBDIS Pin Functionality**

OUTPUT_MODE	DIS[1:4]/FBDIS	Output Mode
HIGH/LOW	LOW	ENABLED
HIGH	HIGH	HI-Z
LOW	HIGH	HOLD-OFF
MID	X	FACTORY TEST

**Note:**

4. FB connected to an output selected for "Zero" skew (i.e., FBF0 = MID or XF[1:0] = MID).

### INV3 Pin Function

Bank3 has signal invert capability. The four outputs of Bank3 will act as two pairs of complementary outputs when the INV3 pin is driven LOW. In complementary output mode, 3QA0 and 3QB0 are non-inverting; 3QA1 and 3QB1 are inverting outputs. All four outputs will be inverted when the INV3 pin is driven HIGH. When the INV3 pin is left in MID, the outputs will not invert. Inversion of the outputs are independent of the skew and divide functions. Therefore, clock outputs of Bank3 can be inverted, divided, and skewed at the same time.

### Lock Detect Output Description

The LOCK detect output indicates the lock condition of the integrated PLL. Lock detection is accomplished by comparing the phase difference between the reference and feedback inputs. Phase error is declared when the phase difference between the two inputs is greater than the specified device propagation delay limit ( $t_{PD}$ ).

When in the locked state, after four or more consecutive feedback clock cycles with phase-errors, the LOCK output will be forced LOW to indicate out-of-lock state.

When in the out-of-lock state, 32 consecutive phase-errorless feedback clock cycles are required to allow the LOCK output to indicate lock condition (LOCK = HIGH).

If the feedback clock is removed after LOCK has gone HIGH, a "Watchdog" circuit is implemented to indicate the out-of-lock condition after a time-out period by deasserting LOCK LOW. This time out period is based upon a divided down reference clock.

This assumes that there is activity on the selected REF input. If there is no activity on the selected REF input then the LOCK detect pin may not accurately reflect the state of the internal PLL.

### Factory Test Mode Description

The device will enter factory test mode when the OUTPUT\_MODE is driven to MID. In factory test mode, the device will operate with its internal PLL disconnected; input level supplied to the reference input will be used in place of the PLL output. In TEST mode the selected FB input(s) must be tied LOW. All functions of the device are still operational in factory test mode except the internal PLL and output bank disables. The OUTPUT\_MODE input is designed to be a static input. Dynamically toggling this input from LOW to HIGH may temporarily cause the device to go into factory test mode (when passing through the MID state).

### Factory Test Reset

When in factory test mode (OUTPUT\_MODE = MID), the device can be reset to a deterministic state by driving the DIS4 input HIGH. When the DIS4 input is driven HIGH in factory test mode, all clock outputs will go to HI-Z; after the selected reference clock pin has five positive transitions, all the internal finite state machines (FSM) will be set to a deterministic state. The deterministic state of the state machines will depend on the configurations of the divide selects, skew selects, and frequency select input. All clock outputs will stay in high-impedance mode and all FSMs will stay in the deterministic state until DIS4 is deasserted. When DIS4 is deasserted (with OUTPUT\_MODE still at MID), the device will re-enter factory test mode.

### Safe Operating Zone

Figure 2 illustrates the operating condition at which the device does not exceed its allowable maximum junction temperature of 150°C. Figure 2 shows the maximum number of outputs that can operate at 185 MHz (with 25-pF load and no air flow) or 200 MHz (with 10-pF load and no air flow) at various ambient temperatures. At the limit line, all other outputs are configured to divide-by-two (i.e., operating at 92.5 MHz) or lower frequencies. The device will operate below maximum allowable junction temperature of 150°C when its configuration (with the specified constraints) falls within the shaded region (safe operating zone). Figure 2 shows that at 85°C, the maximum number of outputs that can operate at 200 MHz is 6; and at 70°C, the maximum number of outputs that can operate at 185 MHz is 16 (with 25-pF load and 0-m/s air flow).




Figure 2. Typical Safe Operating Zone



**Absolute Maximum Conditions**<sup>[5]</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -40°C to + 125°C  
 Ambient Temperature with Power Applied..... -40°C to + 125°C  
 Supply Voltage to Ground Potential ..... -0.5V to + 4.6V  
 DC Input Voltage..... -0.3V to V<sub>CC</sub> + 0.5V

Output Current into Outputs (LOW)..... 40 mA  
 Static Discharge Voltage..... > 1100V (per MIL-STD-883, Method 3015)  
 Latch-up Current..... > ± 200 mA

**Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	3.3V ± 10%
Industrial	-40°C to +85°C	3.3V ± 10%

**Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit	
<b>LVTTTL Compatible Output Pins (QFA[0:1], [1:4]Q[A:B][0:1], LOCK)</b>						
V <sub>OH</sub>	LVTTTL HIGH Voltage	QFA[0:1], [1:4]Q[A:B][0:1]	V <sub>CC</sub> = Min., I <sub>OH</sub> = -30 mA	2.4	-	V
		LOCK	I <sub>OH</sub> = -2 mA, V <sub>CC</sub> = Min.	2.4	-	V
V <sub>OL</sub>	LVTTTL LOW Voltage	QFA[0:1], [1:4]Q[A:B][0:1]	V <sub>CC</sub> = Min., I <sub>OL</sub> = 30 mA	-	0.5	V
		LOCK	I <sub>OL</sub> = 2 mA, V <sub>CC</sub> = Min.	-	0.5	V
I <sub>OZ</sub>	High-impedance State Leakage Current		-100	100	µA	
<b>LVTTTL Compatible Input Pins (FBKA±, FBKB±, REFA±, REFB±, FBSEL, REFSEL, FBDIS, DIS[1:4])</b>						
V <sub>IH</sub>	LVTTTL Input HIGH	FBK[A:B]±, REF[A:B]±	Min. ≤ V <sub>CC</sub> ≤ Max.	2.0	V <sub>CC</sub> + 0.3	V
		REFSEL, FBSEL, FBDIS, DIS[1:4]		2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	LVTTTL Input LOW	FBK[A:B]±, REF[A:B]±	Min. ≤ V <sub>CC</sub> ≤ Max.	-0.3	0.8	V
		REFSEL, FBSEL, FBDIS, DIS[1:4]		-0.3	0.8	V
I <sub>I</sub>	LVTTTL V <sub>IN</sub> > V <sub>CC</sub>	FBK[A:B]±, REF[A:B]±	V <sub>CC</sub> = GND, V <sub>IN</sub> = 3.63V	-	100	µA
I <sub>IH</sub>	LVTTTL Input HIGH Current	FBK[A:B]±, REF[A:B]±	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	-	500	µA
		REFSEL, FBSEL, FBDIS, DIS[1:4]	V <sub>IN</sub> = V <sub>CC</sub>	-	500	µA
I <sub>IL</sub>	LVTTTL Input LOW Current	FBK[A:B]±, REF[A:B]±	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	-500	-	µA
		REFSEL, FBSEL, FBDIS, DIS[1:4]		-500	-	µA
<b>Three-level Input Pins (FBF0, FBDS[0:1], [1:4]F[0:1], [1:4]DS[0:1], FS, OUTPUT_MODE(TEST))</b>						
V <sub>IHH</sub>	Three-level Input HIGH <sup>[6]</sup>		Min. ≤ V <sub>CC</sub> ≤ Max.	0.87*V <sub>CC</sub>	-	V
V <sub>IMM</sub>	Three-level Input MID <sup>[6]</sup>		Min. ≤ V <sub>CC</sub> ≤ Max.	0.47*V <sub>CC</sub>	0.53*V <sub>CC</sub>	V
V <sub>ILL</sub>	Three-level Input LOW <sup>[6]</sup>		Min. ≤ V <sub>CC</sub> ≤ Max.	-	0.13*V <sub>CC</sub>	V
I <sub>IHH</sub>	Three-level Input HIGH Current	Three-level input pins excl. FBF0	V <sub>IN</sub> = V <sub>CC</sub>	-	200	µA
		FBF0		-	400	µA
I <sub>IMM</sub>	Three-level Input MID Current	Three-level input pins excl. FBF0	V <sub>IN</sub> = V <sub>CC</sub> /2	-50	50	µA
		FBF0		-100	100	µA
I <sub>ILL</sub>	Three-level Input LOW Current	Three-level input pins excl. FBF0	V <sub>IN</sub> = GND	-200	-	µA
		FBF0		-400	-	µA
<b>LVDIFF Input Pins (FBK[A:B]±, REF[A:B]±)</b>						
V <sub>DIFF</sub>	Input Differential Voltage			400	V <sub>CC</sub>	mV
V <sub>IHHP</sub>	Highest Input HIGH Voltage			1.0	V <sub>CC</sub>	V
V <sub>ILLP</sub>	Lowest Input LOW Voltage			GND	V <sub>CC</sub> - 0.4	V
V <sub>COM</sub>	Common Mode Range (crossing voltage)			0.8	V <sub>CC</sub>	V

**Notes:**

- Multiple Supplies:** The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
- These inputs are normally wired to V<sub>CC</sub>, GND, or left unconnected (actual threshold voltages vary as a percentage of V<sub>CC</sub>). Internal termination resistors hold the unconnected inputs at V<sub>CC</sub>/2. If these inputs are switched, the function and timing of the outputs may glitch and the PLL may require an additional t<sub>LOCK</sub> time before all data sheet limits are achieved.



**Electrical Characteristics** Over the Operating Range (continued)

Parameter	Description		Test Conditions	Min.	Max.	Unit
<b>Operating Current</b>						
I <sub>CCI</sub>	Internal Operating Current	CY7B993V	V <sub>CC</sub> = Max., f <sub>MAX</sub> <sup>[7]</sup>	–	250	mA
		CY7B994V		–	250	mA
I <sub>CCN</sub>	Output Current Dissipation/Pair <sup>[8]</sup>	CY7B993V	V <sub>CC</sub> = Max., C <sub>LOAD</sub> = 25 pF, R <sub>LOAD</sub> = 50Ω at V <sub>CC</sub> /2, f <sub>MAX</sub>	–	40	mA
		CY7B994V		–	50	mA

**Capacitance**

Parameter	Description	Test Conditions	Min.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 3.3V		5	pF

**Switching Characteristics** Over the Operating Range<sup>[9, 10, 11, 12, 13]</sup>



Parameter	Description		CY7B993/4V-2			CY7B993/4V-5			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
f <sub>in</sub>	Clock Input Frequency	CY7B993V	12	–	100	12	–	100	MHz
		CY7B994V	24	–	200	24	–	200	MHz
f <sub>out</sub>	Clock Output Frequency	CY7B993V	12	–	100	12	–	100	MHz
		CY7B994V	24	–	200	24	–	200	MHz
t <sub>SKEWPR</sub>	Matched-Pair Skew <sup>[14, 15]</sup>		–	–	200	–	–	200	ps
t <sub>SKEWBNK</sub>	Intrabank Skew <sup>[14, 15]</sup>		–	–	200	–	–	250	ps
t <sub>SKEW0</sub>	Output-Output Skew (same frequency and phase, rise to rise, fall to fall) <sup>[14, 15]</sup>		–	–	250	–	–	550	ps
t <sub>SKEW1</sub>	Output-Output Skew (same frequency and phase, other banks at different frequency, rise to rise, fall to fall) <sup>[14, 15]</sup>		–	–	250	–	–	650	ps
t <sub>SKEW2</sub>	Output-Output Skew (invert to nominal of different banks, compared banks at same frequency, rising edge to falling edge aligned, other banks at same frequency) <sup>[14, 15]</sup>		–	–	250	–	–	700	ps
t <sub>SKEW3</sub>	Output-Output Skew (all output configurations outside of t <sub>SKEW1</sub> and t <sub>SKEW2</sub> ) <sup>[14, 15]</sup>		–	–	500	–	–	800	ps
t <sub>SKEWCPR</sub>	Complementary Outputs Skew (crossing to crossing, complementary outputs of the same bank) <sup>[14, 15, 16, 17]</sup>		–	–	200	–	–	300	ps
t <sub>CCJ1-3</sub>	Cycle-to-Cycle Jitter (divide by 1 output frequency, FB = divide by 1, 2, 3)		–	50	150	–	50	150	ps Peak
t <sub>CCJ4-12</sub>	Cycle-to-Cycle Jitter (divide by 1 output frequency, FB = divide by 4, 5, 6, 8, 10, 12)		–	50	100	–	50	100	ps Peak
t <sub>PD</sub>	Propagation Delay, REF to FB Rise		–250	–	250	–500	–	500	ps

**Notes:**


7. I<sub>CCI</sub> measurement is performed with Bank1 and FB Bank configured to run at maximum frequency (f<sub>NOM</sub> = 100 MHz for CY7B993V, f<sub>NOM</sub> = 200 MHz for CY7B994V), and all other clock output banks to run at half the maximum frequency. FS and OUTPUT\_MODE are asserted to the HIGH state.
8. This is dependent upon frequency and number of outputs of a bank being loaded. The value indicates maximum I<sub>CCN</sub> at maximum frequency and maximum load of 25 pF terminated to 50Ω at V<sub>CC</sub>/2.
9. This is for non-three level inputs.
10. Assumes 25-pF max. load capacitance up to 185 MHz. At 200 MHz the max. load is 10 pF.
11. Both outputs of pair must be terminated, even if only one is being used.
12. Each package must be properly decoupled.
13. AC parameters are measured at 1.5V unless otherwise indicated.
14. Test Load C<sub>L</sub> = 25 pF, terminated to V<sub>CC</sub>/2 with 50Ω up to 185 MHz and 10-pF load to 200 MHz.
15. SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same phase delay has been selected when all outputs are loaded with 25 pF and properly terminated up to 185 MHz. At 200 MHz the max load is 10 pF.
16. Complementary output skews are measured at complementary signal pair intersections.
17. Guaranteed by statistical correlation. Tested initially and after any design or process changes that may affect these parameters.

**Switching Characteristics** Over the Operating Range<sup>[9, 10, 11, 12, 13]</sup> (continued)

Parameter	Description	CY7B993/4V-2			CY7B993/4V-5			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
TTB	Total Timing Budget window (same frequency and phase) <sup>[17, 18]</sup>	–	–	500	–	–	700	ps
t <sub>PDELTA</sub>	Propagation Delay difference between two devices <sup>[17]</sup>	–	–	200	–	–	200	ps
t <sub>REFpwh</sub>	REF input (Pulse Width HIGH) <sup>[19]</sup>	2.0	–	–	2.0	–	–	ns
t <sub>REFpwl</sub>	REF input (Pulse Width LOW) <sup>[19]</sup>	2.0	–	–	2.0	–	–	ns
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time <sup>[20]</sup>	0.15	–	2.0	0.15	–	2.0	ns
t <sub>LOCK</sub>	PLL Lock Time From Power-up	–	–	10	–	–	10	ms
t <sub>RELOCK1</sub>	PLL Relock Time (from same frequency, different phase) with Stable Power Supply	–	–	500	–	–	500	μs
t <sub>RELOCK2</sub>	PLL Relock Time (from different frequency, different phase) with Stable Power Supply <sup>[21]</sup>	–	–	1000	–	–	1000	μs
t <sub>ODCV</sub>	Output duty cycle deviation from 50% <sup>[13]</sup>	–1.0	–	1.0	–1.0	–	1.0	ns
t <sub>PWH</sub>	Output HIGH time deviation from 50% <sup>[22]</sup>	–	–	1.5	–	–	1.5	ns
t <sub>PWL</sub>	Output LOW time deviation from 50% <sup>[22]</sup>	–	–	2.0	–	–	2.0	ns
t <sub>PDEV</sub>	Period deviation when changing from reference to reference <sup>[23]</sup>	–	–	0.025	–	–	0.025	UI
t <sub>OAZ</sub>	DIS[1:4]/FBDIS HIGH to output high-impedance from ACTIVE <sup>[14, 24]</sup>	1.0	–	10	1.0	–	10	ns
t <sub>OAZ</sub>	DIS[1:4]/FBDIS LOW to output ACTIVE from output high-impedance <sup>[24, 25]</sup>	0.5	–	14	0.5	–	14	ns

**AC Test Loads and Waveform<sup>[26]</sup>**

**(a) LVTTL AC Test Load**

**(b) TTL Input Test Waveform**
**Notes:**

18. TTB is the window between the earliest and the latest output clocks with respect to the input reference clock across variations in output frequency, supply voltage, operating temperature, input clock edge rate, and process. The measurements are taken with the AC test load specified and include output-output skew, cycle-cycle jitter, and dynamic phase error. TTB will be equal to or smaller than the maximum specified value at a given frequency.
19. Tested initially and after any design or process changes that may affect these parameters.
20. Rise and fall times are measured between 2.0V and 0.8V.
21. f<sub>NOM</sub> must be within the frequency range defined by the same FS state.
22. t<sub>PWH</sub> is measured at 2.0V. t<sub>PWL</sub> is measured at 0.8V.
23. UI = Unit Interval. Examples: 1 UI is a full period. 0.1UI is 10% of period.
24. Measured at 0.5V deviation from starting voltage.
25. For t<sub>OZA</sub> minimum, C<sub>L</sub> = 0 pF. For t<sub>OZA</sub> maximum, C<sub>L</sub> = 25 pF to 185 MHz or 10 pF to 200 MHz.
26. These figures are for illustrations only. The actual ATE loads may vary.

**AC Timing Diagrams<sup>[13]</sup>**

**Ordering Information**

Propagation Delay (ps)	Max. Speed (MHz)	Ordering Code	Package Type	Operating Range
250	100	CY7B993V-2AC	100-lead Thin Quad Flat Pack	Commercial
250	100	CY7B993V-2ACT	100-lead Thin Quad Flat Pack - Tape and Reel	Commercial
250	100	CY7B993V-2AI	100-lead Thin Quad Flat Pack	Industrial
250	100	CY7B993V-2AIT	100-lead Thin Quad Flat Pack - Tape and Reel	Industrial
250	200	CY7B994V-2AC	100-lead Thin Quad Flat Pack	Commercial
250	200	CY7B994V-2ACT	100-lead Thin Quad Flat Pack - Tape and Reel	Commercial
250	200	CY7B994V-2BBC	100-ball Thin Ball Grid Array	Commercial
250	200	CY7B994V-2BBCT	100-ball Thin Ball Grid Array - Tape and Reel	Commercial
250	200	CY7B994V-2AI	100-lead Thin Quad Flat Pack	Industrial
250	200	CY7B994V-2AIT	100-lead Thin Quad Flat Pack - Tape and Reel	Industrial
250	200	CY7B994V-2BBI	100-ball Thin Ball Grid Array	Industrial
250	200	CY7B994V-2BBIT	100-ball Thin Ball Grid Array -Tape and Reel	Industrial




**Ordering Information** (continued)


Propagation Delay (ps)	Max. Speed (MHz)	Ordering Code	Package Type	Operating Range
500	100	CY7B993V-5AC	100-lead Thin Quad Flat Pack	Commercial
500	100	CY7B993V-5ACT	100-lead Thin Quad Flat Pack - Tape and Reel	Commercial
500	100	CY7B993V-5AI	100-lead Thin Quad Flat Pack	Industrial
500	100	CY7B993V-5AIT	100-lead Thin Quad Flat Pack - Tape and Reel	Industrial
500	200	CY7B994V-5AC	100-lead Thin Quad Flat Pack	Commercial
500	200	CY7B994V-5ACT	100-lead Thin Quad Flat Pack - Tape and Reel	Commercial
500	200	CY7B994V-5BBC	100-ball Thin Ball Grid Array	Commercial
500	200	CY7B994V-5BBCT	100-ball Thin Ball Grid Array - Tape and Reel	Commercial
500	200	CY7B994V-5BBI	100-ball Thin Ball Grid Array	Industrial
500	200	CY7B994V-5BBIT	100-ball Thin Ball Grid Array -Tape and Reel	Industrial
500	200	CY7B994V-5AI	100-lead Thin Quad Flat Pack	Industrial
500	200	CY7B994V-5AIT	100-lead Thin Quad Flat Pack - Tape and Reel	Industrial
<b>Lead-free</b>				
250	100	CY7B993V-2AXC	100-lead Thin Quad Flat Pack	Commercial
250	100	CY7B993V-2AXCT	100-lead Thin Quad Flat Pack - Tape and Reel	Commercial
250	100	CY7B993V-2AXI	100-lead Thin Quad Flat Pack	Industrial
250	100	CY7B993V-2AXIT	100-lead Thin Quad Flat Pack - Tape and Reel	Industrial
250	200	CY7B994V-2AXC	100-lead Thin Quad Flat Pack	Commercial
250	200	CY7B994V-2AXCT	100-lead Thin Quad Flat Pack - Tape and Reel	Commercial
250	200	CY7B994V-2BBXC	100-ball Thin Ball Grid Array	Commercial
250	200	CY7B994V-2BBXCT	100-ball Thin Ball Grid Array - Tape and Reel	Commercial
250	200	CY7B994V-2AXI	100-lead Thin Quad Flat Pack	Industrial
250	200	CY7B994V-2AXIT	100-lead Thin Quad Flat Pack - Tape and Reel	Industrial
250	200	CY7B994V-2BBXI	100-ball Thin Ball Grid Array	Industrial
250	200	CY7B994V-2BBXIT	100-ball Thin Ball Grid Array -Tape and Reel	Industrial
500	100	CY7B993V-5AXC	100-lead Thin Quad Flat Pack	Commercial
500	100	CY7B993V-5AXCT	100-lead Thin Quad Flat Pack - Tape and Reel	Commercial
500	100	CY7B993V-5AXI	100-lead Thin Quad Flat Pack	Industrial
500	100	CY7B993V-5AXIT	100-lead Thin Quad Flat Pack - Tape and Reel	Industrial
500	200	CY7B994V-5AXC	100-lead Thin Quad Flat Pack	Commercial
500	200	CY7B994V-5AXCT	100-lead Thin Quad Flat Pack - Tape and Reel	Commercial
500	200	CY7B994V-5BBXC	100-ball Thin Ball Grid Array	Commercial
500	200	CY7B994V-5BBXCT	100-ball Thin Ball Grid Array -Tape and Reel	Commercial
500	200	CY7B994V-5BBXI	100-ball Thin Ball Grid Array	Industrial
500	200	CY7B994V-5BBXIT	100-ball Thin Ball Grid Array - Tape and Reel	Industrial
500	200	CY7B994V-5AXI	100-lead Thin Quad Flat Pack	Industrial
500	200	CY7B994V-5AXIT	100-lead Thin Quad Flat Pack - Tape and Reel	Industrial

Package Diagrams

100-pin Thin Plastic Quad Flat Pack (TQFP) A100




DIMENSIONS ARE IN MILLIMETERS.





DETAIL A

NOTE: PKG. CAN HAVE



51-85048-B



**Package Diagrams (continued)**
**100-ball Thin Ball Grid Array (11 x 11 x 1.4 mm) BB100**


RoboClock is a registered trademark, and TTB and Total Timing Budget are trademarks, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

**Document History Page**

Document Title: RoboClock® CY7B994V/CY7B993V High-speed Multi-phase PLL Clock Buffer				
Document Number: 38-07127				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109957	12/16/01	SZV	Changed from Spec number: 38-00747 to 38-07127
*A	114376	05/06/02	CTK	Added three industrial packages
*B	116570	09/04/02	HWT	Added TTB Features
*C	122794	12/14/02	RBI	Power-up requirements to operating conditions information
*D	123694	03/04/03	RGL	Added min. F <sub>out</sub> value of 12 MHz for CY7B993V and 24 MHz for CY7B994V to switching characteristics table Corrected prop delay limit parameter from (t <sub>PDSL,M,H</sub> ) to t <sub>PD</sub> in the Lock Detect Output Description paragraph
*E	128462	07/29/03	RGL	Added clock input frequency (f <sub>in</sub> ) specifications in the switching characteristics table
*F	391560	See ECN	RGL	Added Lead-free devices Added typical values for jitter