Specification for BTHQ 128064AVE-FERE-06-COG

Version November 2003



NOV/2003

PAGE 2 OF 15

DOCUMENT REVISION HISTORY 1:

DOCUMENT	DATE	DESCRIPTION	CHANGED	CHECKED
REVISION			BY	BY
FROM TO				
A	2003.11.28	First Release.	SUNNY LEE	PRITT LEE



NOV/2003

PAGE 3 OF 15

CONTENTS

		Page No.
1.	GENERAL DESCRIPTION	4
2.	MECHANICAL SPECIFICATIONS	4
3.	INTERFACE SIGNALS	7
4. 4.1 4.2	ABSOLUTE MAXIMUM RATINGS ELECTRICAL MAXIMUM RATINGS (Ta=25°C) ENVIRONMENTAL CONDITION	9 9 9
5. 5.1 5.2 5.3	ELECTRICAL SPECIFICATIONS TYPICAL ELECTRICAL CHARACTERISTICS TIMING SPECIFICATIONS INSTRUCTION SET	10 10 11 14
6.	REFERENCE APPLICATION CIRCUIT (8080) EXAMPLE	15



NOV/2003

PAGE 4 OF 15

Specification of LCD Module Type Model No.: COG-BTHQ12864-02

1. General Description

- 128 x 64 dots FSTN Positive Black & White Reflective Dot Matrix LCD Module.
- Viewing Angle: 6 o'clock direction.
- Driving duty: 1/65 duty, 1/7 bias.
- 'Epson' SED1565D0B (COG) Dot Matrix LCD Driver.
- 8080 Series MPU interface (default).
- 6800 Series MPU interface (Optional).
- FPC.

2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Parameter	Specifications	Unit
Outline dimensions	74.8(W) x 47.5(H) x 1.83(D)(Exclude FPC)	mm
	74.8(W) x 148.65(H) x 1.83(D)(Include FPC)	
View area	66.8 MIN.(W) x 35.5 MIN. (H)	mm
Active area	63.985(W) x 31.985(H)	mm
Display format	128 (W) x 64(H)	dots
Dot size	0.485(W) x 0.485(H)	mm
Dot spacing	0.015(W) x 0.015(H)	mm
Dot pitch	0.500(W) x 0.500(H)	mm
Weight:	TBD	grams



NOV/2003

PAGE 5 OF 15




Figure 1: Module Specification



NOV/2003

PAGE 6 OF 15




Figure 2: Block Diagram



NOV/2003

PAGE 7 OF 15

3. Interface signals

Table 2 (a)

Pin No.	Symbol	Description
1	NC	No connection.
2	/CS1	This is the chip select signal. When /CS1 = "L", then the chip select become active, and data/command I/O is enabled.
3	/RES	When /RES is set to "L," the settings are initialized. The reset operation is performed by the /RES signal level.
4	A0	This is connected to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command. A0 = "H": Indicates that D0 to D7 are display data. A0 = "L": Indicates that D0 to D7 are control data.
5	/WR	When connected to an 8080 MPU, this is active LOW. This terminal connects to the 8080 MPU/WR signal. The signals on the data bus are latched at the rising edge of the /WR signal.
6	/RD	When connected to an 8080 MPU, this is active LOW. This pin is connected to the /RD signal of the 8080 MPU, and the SED1565 series data bus is in an output status when this signal is "L".
7	D0	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit 8 standard
8	D1	MPU data bus.
9	D2	
10	D3	
11	D4	
12	D5	
13	D6	
14	D7	
15	VDD	Power supply. Shared with the MPU power supply terminal VCC.
16	GND	Connection with ground.
17	VOUT	DC/DC voltage converter. Connect a capacitor between this terminal and GND.
18	CAP3-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.
19	CAP1+	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1-terminal.
20	CAP1-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.
21	CAP2-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2+ terminal.
22	CAP2+	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2-terminal.



NOV/2003

PAGE 8 OF 15

Table 2 (b)

Pin	Symbol	Description
No.	-	
23~ 27	V1,V2, V3,V4, V5	This is a multi-level power supply for the liquid crystal drive. The voltage applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VDD, and must maintain the relative magnitudes shown below. $VDD (= V0) \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$
		Master operation: When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command. For 1/7 bias: V1=(1/7)xV5, V2=(2/7)xV5, V3=(5/7)xV5, V4=(6/7)xV5.
28	VR	Output voltage regulator terminal. Provides the voltage between VDD and V5 through a resistive voltage divider. These are only enabled when the V5 voltage regulator internal resistors are not used (IRS = "L"). These cannot be used when the V5 voltage regulator internal resistors are used (IRS = "H").
29	C86	This is the MPU interface switch terminal. C86 = "H": 6800 Series MPU interface. C86 = "L": 8080 MPU interface.
30	IRS	This terminal selects the resistors for the V5 voltage level adjustment. IRS = "H": Use the internal resistors IRS = "L": Do not use the internal resistors. The V5 voltage level is regulated by an external resistive voltage divider attached to the VR terminal. This pin is enabled only when the master operation mode is selected. It is fixed to either "H" or "L" when the slave operation mode is selected.



NOV/2003

PAGE 9 OF 15

4. Absolute Maximum Ratings

4.1 Electrical Maximum Ratings (Ta = 25 °C)


Table 3

Paramete	er	Symbol	Min.	Max.	Unit
Power Supply voltage (Logi	c)	VDD-GND	-0.3	+7.0	V
		=VDD-VSS			
Power supply voltage		GND(=VSS2)	-7.0	+0.3	V
(VDD standard)	With Triple set-up		-6.0	+0.3	V
	With Quad step-up		-4.5	+0.3	V
Power Supply voltage(V5,V	OUT)	V5,VOUT	-18.0	+0.3	V
(VDD standard)					
Power Supply voltage(V1~V	V4)	V1,V2,V3,V4	V5	+0.3	V
(VDD standard)					
Input voltage		Vin	-0.3	VDD+0.3	V

Note:

- 1.) The modules may be destroyed if they are used beyond the absolute maximum ratings.
- 2.) Insure that the voltage levels of V1, V2, V3, and V4 are always such that VDD \geq V1 \geq V2 \geq V3 \geq V4 \geq V5.

3.) The VSS2,V1 to V5 and VOUT are relative to VDD=0V reference.



4.2 Environmental Condition

Table 4

	Oper	ating	Sto	age	
Item	Tempe	erature	Tempe	erature	Remark
	(To	pr)	(Ts	tg)	
	Min.	Max.	Min.	Max.	
Ambient Temperature	-20°C	+70°C	-30°C	+80°C	Dry
Humidity	95% max	. RH for T	a ≤ 40°C		no condensation
	< 95% R	H for Ta >	40°C		
Vibration (IEC 68-2-6)	Frequenc	y: 10 ~	55 Hz		3 directions
cells must be mounted	Amplitud	le: 0.75 1	nm		
on a suitable connector	Duration	: 20 cycles	in each di	rection.	
Shock (IEC 68-2-27)	Pulse dur	ation: 11 r	ns		3 directions
Half-sine pulse shape	Peak acco	eleration:	$981 \text{ m/s}^2 =$		
	mutually	perpendic	ular axes.		



NOV/2003

PAGE 10 OF 15

5. Electrical Specifications

5.1 Typical Electrical Characteristics

At Ta = 25 °C, $VDD = 5V \pm 5\%$, GND = 0V.

Table 5

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage	VDD-GND		4.75	5.0	5.25	V
(Logic)						
Supply voltage	VLCD	VDD = +5.0V,	8.6	8.9	9.2	V
(LCD)	=VDD-V5	Note (1)				
Low-level input	V_{ILC}		GND	-	0.2xVDD	V
signal voltage						
High-level input	V_{IHC}		0.8xVDD	-	VDD	V
signal voltage						
Supply Current	IDD	VDD = 5V,	-	0.5	0.7	mA
(Logic & LCD)		Character mode				
		VDD = 5V,	-	1.1	1.3	mA
		Checker board				
		mode				

Note (1): There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.



NOV/2003

PAGE 11 OF 15

5.2 Timing Specifications

Reset Timing

At Ta = -20 °C to +70 °C, $VDD = +5.0V\pm5\%$, GND = 0V.

Table 6

Item	Signal	Symbol	Condition		Units			
Item	Signal	Syllibol	Condition	Min Typ Max		Max	Units	
Reset time		tr		_	_	0.5	μs	
Reset "L" pulse width	RES	trw		0.5	_	_	μs	

Note: All timing is specified with 20% and 80% of VDD as the standard.




Figure 3:Reset Timing

NOV/2003

PAGE 12 OF 15

System Bus Read/Write Characteristics (8080 Series MPU)

At Ta = -20 °C to +70 °C, $VDD = +5.0V \pm 5\%$, GND = 0V.

Table 7

Item	Signal Symbol		Condition	Rat	Units		
item	Signal	Symbol	Condition	Min	Max	Units	
Address hold time Address setup time	A0	tah8 taw8		00		ns ns	
System cycle time	A0	tcyc8		166		ns	
Control L pulse width (WR) Control L pulse width (RD) Control H pulse width (WR) Control H pulse width (RD)	WR RD WR RD	tccLW tccLR tccHW tccHR		30 70 30 30	1111	ns ns ns ns	
Data setup time Address hold time	D0 to D7	tosa tona		30 10		ns ns	
RD access time Output disable time		taccs tohs	CL = 100 pF	5	70 50	ns ns	

- *1 The input signal rise time and fall time (t_r, t_f) is specified at 15 ns or less. When the system cycle time is extremely fast, $(t_r + t_f) \le (t_{CYC8} t_{CCLW} t_{CCHW})$ for $(t_r + t_f) \le (t_{CYC8} t_{CCLR} t_{CCHR})$ are specified.
- *2 All timing is specified using 20% and 80% of VDD as the reference.
- *3 tccLw and tccLR are specified as the overlap between $\overline{CS1}$ being "L" (CS2 = "H") and \overline{WR} and \overline{RD} being at the "L" level.




Figure 4: MPU bus read / write timing diagram (80 family MPU)

NOV/2003

PAGE 13 OF 15

System Bus Read/Write Characteristics (6800 Series MPU)

At Ta = -20 °C to +70 °C, $VDD = +5.0V \pm 5\%$, VSS = 0V.

Table 8

Item		Signal	Symbol	Condition	Rat	ing	Units	
Item		Signal	Syllibol	Condition	Min	Max	Uiilis	
Address hold time Address setup time		A0	tah6 taw6		0 0	_	ns ns	
System cycle time		A0	tcyc6		166	_	ns	
Data setup time Data hold time		D0 to D7	tDS6 tDH6		30 10	_	ns ns	
Access time Output disable time	ı		tACC6 tOH6	CL = 100 pF	 10	70 50	ns ns	
Enable H pulse Read time Write		I I			70 30	_	ns ns	
Enable L pulse Read Write		E	tewlr tewlw		30 30		ns ns	

^{*1} The input signal rise time and fall time (tr, tr) is specified at 15 ns or less. When the system cycle time is extremely fast, $(tr + tf) \le (tCYC6 - tEWLW - tEWHW)$ for $(tr + tf) \le (tCYC6 - tEWLR - tEWHR)$ are specified. *2 All timing is specified using 20% and 80% of VDD as the reference.

^{*3} tewlw and tewlr are specified as the overlap between $\overline{CS1}$ being "L" (CS2 = "H") and E.




Figure 5: MPU bus read / write timing diagram (68 family MPU)



NOV/2003

PAGE 14 OF 15

5.3 Instruction Set

Table 8

						Com	mand	Code					
	Command	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0 1	LCD display ON/OFF 0: OFF, 1: ON
(2)	Display start line set	0	1	0	0	1		Disp	lay sta	art add	ress		Sets the display RAM display start line address
(3)	Page address set	0	1	0	1	0	1	1	F	Page a	ddres	s	Sets the display RAM page address
(4)	Column address set upper bit	0	1	0	0	0	0	1		lost siç olumn			Sets the most significant 4 bits of the display RAM column address.
	Column address set lower bit	0	1	0	0	0	0	0		east si olumn			Sets the least significant 4 bits of the display RAM column address.
(5)	Status read	0	0	1		Sta	itus		0	0	0	0	Reads the status data
(6)	Display data write	1	1	0				Write	data				Writes to the display RAM
(7)	Display data read	1	0	1				Read	l data				Reads from the display RAM
(8)	ADC select	0	1	0	1	0	1	0	0	0	0	0 1	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse
(9)	Display normal/ reverse	0	1	0	1	0	1	0	0	1	1	0 1	Sets the LCD display normal/ reverse 0: normal, 1: reverse
(10)	Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Display all points 0: normal display 1: all points ON
(11)	LCD bias set	0	1	0	1	0	1	0	0	0	1	0 1	Sets the LCD drive voltage bias ratio SED1565*** 0: 1/9, 1: 1/7 SED1566*** /SED1568*** /SED1569*** 0: 1/8, 1: 1/6 SED1567*** 0: 1/6, 1: 1/5
(12)	Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0
(13)	End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
(14)	Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset
(15)	Common output mode select	0	1	0	1	1	0	0	0 1	*	*	*	Select COM output scan direction 0: normal direction, 1: reverse direction
(16)	Power control set	0	1	0	0	0	1	0	1	0	peratii mode		Select internal power supply operating mode
(17)	V5 voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Res	sistor r	atio	Select internal resistor ratio (Rb/Ra) mode
(18)	Electronic volume	0	1	0	1	0	0	0	0	0	0	1	
	mode set Electronic volume register set	0	1	0	*	*		Electr	onic v	olume	value		Set the V5 output voltage electronic volume register
(19)	Static indicator ON/OFF	0	1	0	1	0	1	0	1	1	0	0	0: OFF, 1: ON
	Static indicator register set	0	1	0	*	*	*	*	*	*	Mo	ode	Set the flashing mode
(20)	Power saver												Display OFF and display all points ON compound command
(21)	NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
(22)	Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command

(Note) *: disabled data



NOV/2003

PAGE 15 OF 15

6. Reference Application Circuit (8080) Example

