



C8051F300/1/2/3

Ultra Small ISP FLASH MCU Family

ANALOG PERIPHERALS

- 8-Bit ADC

- Up to 500 ksps
- Up to 8 External Inputs
- Programmable Amplifier Gains of 4, 2, 1, & 0.5
- VREF from External Pin or VDD
- Built-in Temperature Sensor (± 3°C)
- External Conversion Start Input
- Comparator
 - Programmable Hysteresis and Response Time
 - Configurable as Interrupt or Reset Source
 - Low Current ($< 0.5 \mu A$)

ON-CHIP DEBUG

- On-Chip Debug Circuitry Facilitates Full Speed, Non-Intrusive In-System Debug (No Emulator Required!)
- Provides Breakpoints, Single Stepping, Inspect/Modify Memory and Registers
- Superior Performance to Emulation Systems Using ICE-Chips, Target Pods, and Sockets
- Complete Development Kit: \$99

SUPPLY VOLTAGE 2.7V TO 3.6V

- Typical Operating Current: 5mA @ 25 MHz; 11µA @ 32 kHz
- Typical Stop Mode Current: 0.1 µA
- Temperature Range: -40°C to +85°C

HIGH SPEED 8051 µC Core

- Pipe-lined Instruction Architecture; Executes 70% of Instructions in 1 or 2 System Clocks
- Up to 25 MIPS Throughput with 25 MHz Clock
- Expanded Interrupt Handler
- MEMÔRY
- 256 Bytes Internal Data RAM
- 8k Bytes FLASH; In-System Programmable in 512 byte Sectors

DIGITAL PERIPHERALS


- 8 Port I/O; All 5 V tolerant with High Sink Current
- Hardware Enhanced UART and SMBus[™] Serial Ports
- Three General Purpose 16-Bit Counter/Timers
- 16-Bit Programmable Counter Array (PCA) with Three Capture/Compare Modules
- Real Time Clock Mode using PCA or Timer and External Clock Source

CLOCK SOURCES

- Internal Oscillator: 24.5 MHz with ±2% Accuracy Supports UART Operation
- External Oscillator: Crystal, RC, C, or Clock (1 or 2 Pin Modes)
- Can Switch Between Clock Sources on-the-fly; Useful in Power Saving Modes

11-PIN MICRŎ LEAD PACKAGE

- 3x3mm PWB Footprint; Actual MLP Size:









Notes



C8051F300/1/2/3

TABLE OF CONTENTS

1.	SYSTEM OVERVIEW	.11
	1.1. CIP-51 [™] Microcontroller Core	.13
	1.1.1. Fully 8051 Compatible	.13
	1.1.2. Improved Throughput	.13
	1.1.3. Additional Features	.14
	1.2. On-Chip Memory	.15
	1.3. On-Chip Debug Circuitry	.16
	1.4. Programmable Digital I/O and Crossbar	.17
	1.5. Serial Ports	
	1.6. Programmable Counter Array	.18
	1.7. 8-Bit Analog to Digital Converter (C8051F300/2 Only)	.19
	1.8. Comparator	.20
2.	ABSOLUTE MAXIMUM RATINGS	
3.	GLOBAL DC ELECTRICAL CHARACTERISTICS	
4.	PINOUT AND PACKAGE DEFINITIONS	
5.	ADC0 (8-BIT ADC, C8051F300/2 ONLY)	
	5.1. Analog Multiplexer and PGA	
	5.2. Modes of Operation	
	5.2.1. Starting a Conversion	
	5.2.2. Tracking Modes	
	5.2.3. Settling Time Requirements	
	5.3. Programmable Window Detector	
	5.3.1. Window Detector In Single-Ended Mode	.33
	5.3.2. Window Detector In Differential Mode	
6 .	VOLTAGE REFERENCE (C8051F300/2)	
7.	COMPARATOR0	
8.	CIP-51 MICROCONTROLLER	
	8.1. INSTRUCTION SET	
	8.1.1. Instruction and CPU Timing	
	8.1.2. MOVX Instruction and Program Memory	
	8.2. MEMORY ORGANIZATION	
	8.2.1. Program Memory	
	8.2.2. Data Memory	
	8.2.3. General Purpose Registers	
	8.2.4. Bit Addressable Locations	
	8.2.5. Stack	
	8.2.6. Special Function Registers	
	8.2.7. Register Descriptions	
	8.3. Interrupt Handler	
	8.3.1. MCU Interrupt Sources and Vectors	
	8.3.2. External Interrupts	
	8.3.3. Interrupt Priorities	
	8.3.4. Interrupt Latency	.39



C8051F300/1/2/3





C8051F300/1/2/3

13.5. SMBus Transfer Modes	
13.5.1. Master Transmitter Mode	
13.5.2. Master Receiver Mode	
13.5.3. Slave Receiver Mode	
13.5.4. Slave Transmitter Mode	
13.6. SMBus Status Decoding	109
14. UART0	
14.1.Enhanced Baud Rate Generation	112
14.2. Operational Modes	113
14.2.1. 8-Bit UART	113
14.2.2. 9-Bit UART	114
14.3. Multiprocessor Communications	115
15. TIMERS	121
15.1. Timer 0 and Timer 1	
15.1.1. Mode 0: 13-bit Counter/Timer	
15.1.2. Mode 1: 16-bit Counter/Timer	122
15.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload	123
15.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)	124
15.2. Timer 2	
15.2.1. 16-bit Timer with Auto-Reload	
15.2.2. 8-bit Timers with Auto-Reload	130
16. PROGRAMMABLE COUNTER ARRAY	133
16.1.PCA Counter/Timer	134
16.2. Capture/Compare Modules	135
16.2.1. Edge-triggered Capture Mode	
16.2.2. Software Timer (Compare) Mode	
16.2.3. High Speed Output Mode	
16.2.4. Frequency Output Mode	
16.2.5. 8-Bit Pulse Width Modulator Mode	
16.2.6. 16-Bit Pulse Width Modulator Mode	
16.3. Watchdog Timer Mode	
16.3.1. Watchdog Timer Operation	
16.3.2. Watchdog Timer Usage	
16.4. Register Descriptions for PCA	
17. C2 INTERFACE	
17.1.C2 Interface Registers	
17.2.C2 Pin Sharing	151







Notes



LIST OF FIGURES AND TABLES

1.	SYSTEM (DVERVIEW	
	Table 1.1.	Product Selection Guide	11
	Figure 1.1.	C8051F300/2 Block Diagram	12
	Figure 1.2.	C8051F301/3 Block Diagram	12
	Figure 1.3.	Comparison of Peak MCU Execution Speeds	13
	Figure 1.4.	On-Chip Clock and Reset	14
	Figure 1.5.	On-Board Memory Map	15
	Figure 1.6.	Development/In-System Debug Diagram	16
	Figure 1.7.	Digital Crossbar Diagram	17
	Figure 1.8.	PCA Block Diagram	18
	•	PCA Block Diagram	
	Figure 1.10.	8-Bit ADC Block Diagram	19
	Figure 1.11.	Comparator Block Diagram	20
2.		E MAXIMUM RATINGS	
		Absolute Maximum Ratings*	21
3.		DC ELECTRICAL CHARACTERISTICS	
		Global DC Electrical Characteristics	21
4.		ND PACKAGE DEFINITIONS	
		Pin Definitions for the C8051F300/1/2/3	
		MLP-11 Pinout Diagram (Top View)	
	U	MLP-11 Package Drawing	24
5.		IT ADC, C8051F300/2 ONLY)	
		ADC0 Functional Block Diagram	
	-	Temperature Sensor Transfer Function	
		8-Bit ADC Track and Conversion Example Timing	
		ADC0 Equivalent Input Circuits	
	-	AMX0SL: AMUX0 Channel Select Register (C8051F300/2)	
		ADC0CF: ADC0 Configuration Register (C8051F300/2)	
		ADC0: ADC0 Data Word Register (C8051F300/2)	
	-	ADC0CN: ADC0 Control Register (C8051F300/2)	
		ADC Window Compare Examples, Single-Ended Mode	
	Figure 5.10.	ADC Window Compare Examples, Differential Mode	34
		ADC0GT: ADC0 Greater-Than Data Byte Register (C8051F300/2)	
		ADC0LT: ADC0 Less-Than Data Byte Register (C8051F300/2)	
-		ADC0 Electrical Characteristics	
6.		C REFERENCE (C8051F300/2)	
		Voltage Reference Functional Block Diagram	
	-	REF0CN: Reference Control Register	
_	Table 6.1.	External Voltage Reference Circuit Electrical Characteristics	
7.	COMPARA		
		Comparator0 Functional Block Diagram	
	-	Comparator Hysteresis Plot	
	Figure 7.3.	CPT0CN: Comparator0 Control Register	41

C8051F300/1/2/3	
-----------------	--



		CPT0MX: Comparator0 MUX Selection Register	
		CPT0MD: Comparator0 Mode Selection Register	
	Table 7.1.	1	.44
8.		CROCONTROLLER	
	•	CIP-51 Block Diagram	
	Table 8.1.	CIP-51 Instruction Set Summary	
	Figure 8.2.	Memory Map	
	Table 8.2.	Special Function Register (SFR) Memory Map	
	Table 8.3.	Special Function Registers	53
	Figure 8.3.	DPL: Data Pointer Low Byte	
	Figure 8.4.	DPH: Data Pointer High Byte	55
	Figure 8.5.	SP: Stack Pointer	56
	Figure 8.6.	PSW: Program Status Word	
	Figure 8.7.	ACC: Accumulator	57
	Figure 8.8.	B: B Register	.57
	Table 8.4.	Interrupt Summary	60
	Figure 8.9.	IE: Interrupt Enable	61
	Figure 8.10	. IP: Interrupt Priority	62
	•	. EIE1: Extended Interrupt Enable 1	
	•	. EIP1: Extended Interrupt Priority 1	
		. INT01CF: INT0/INT1 Configuration Register	
		. PCON: Power Control Register	
9.	RESET SO		
	Figure 9.1.	Reset Sources	69
		Power-On and VDD Monitor Reset Timing	
	-	RSTSRC: Reset Source Register	
		Reset Electrical Characteristics	
10	FLASH M		
		FLASH Electrical Characteristics	76
		. PSCTL: Program Store R/W Control	
		. FLKEY: FLASH Lock and Key Register	
		. FLSCL: FLASH Scale Register	
11	OSCILLA'	-	.,.
		. Oscillator Diagram	79
		. OSCICL: Internal Oscillator Calibration Register	
	-	. OSCICN: Internal Oscillator Control Register	
		Internal Oscillator Electrical Characteristics	
		. OSCXCN: External Oscillator Control Register	
12	-	UT/OUTPUT	.05
14		. Port I/O Functional Block Diagram	85
		. Port I/O Functional Block Diagram	
	Figure 12.3 E_{iouro} 12.4	Crossbar Priority Decoder with XBAR0 = $0x00$.00
		. Crossbar Priority Decoder with XBR0 = $0x44$	
		XBR0: Port I/O Crossbar Register 0	
	rigure 12.6	. XBR1: Port I/O Crossbar Register 1	89



	Figure 12.7. XBR2: Port I/O Crossbar Register 2	90
	Figure 12.8. P0: Port0 Register	
	Figure 12.9. POMDIN: Port0 Input Mode Register	
	Figure 12.10. POMDOUT: Port0 Output Mode Register	
	Table 12.1. Port I/O DC Electrical Characteristics	
13	SMBUS	
10	Figure 13.1. SMBus Block Diagram	93
	Figure 13.2. Typical SMBus Configuration	
	Figure 13.3. SMBus Transaction	
	Table 13.1. SMBus Clock Source Selection	
	Figure 13.4. Typical SMBus SCL Generation	
	Table 13.2. Minimum SDA Setup and Hold Times	
	Figure 13.5. SMB0CF: SMBus Clock/Configuration Register	
	Figure 13.6. SMB0CN: SMBus Control Register	
	Table 13.3. Sources for Hardware Changes to SMB0CN	
	Figure 13.7. SMB0DAT: SMBus Data Register	
	Figure 13.8. Typical Master Transmitter Sequence	
	Figure 13.9. Typical Master Receiver Sequence	
	Figure 13.10. Typical Slave Receiver Sequence	
	Figure 13.11. Typical Slave Transmitter Sequence	
	Table 13.4. SMBus Status Decoding	
14.	UARTO	
	Figure 14.1. UART0 Block Diagram	111
	Figure 14.2. UARTO Baud Rate Logic	
	Figure 14.3. UART Interconnect Diagram	
	Figure 14.4. 8-Bit UART Timing Diagram	
	Figure 14.5. 9-Bit UART Timing Diagram	
	Figure 14.6. UART Multi-Processor Mode Interconnect Diagram	
	Figure 14.7. SCON0: Serial Port 0 Control Register	
	Figure 14.8. SBUF0: Serial (UART0) Port Data Buffer Register	
	Table 14.1. Timer Settings for Standard Baud Rates Using The Internal Oscillator	
	Table 14.2. Timer Settings for Standard Baud Rates Using an External Oscillator	
	Table 14.3. Timer Settings for Standard Baud Rates Using an External Oscillator	119
	Table 14.4. Timer Settings for Standard Baud Rates Using an External Oscillator	
	Table 14.5. Timer Settings for Standard Baud Rates Using an External Oscillator	120
	Table 14.6. Timer Settings for Standard Baud Rates Using an External Oscillator	120
15.	TIMERS	
	Figure 15.1. T0 Mode 0 Block Diagram	122
	Figure 15.2. T0 Mode 2 Block Diagram	123
	Figure 15.3. T0 Mode 3 Block Diagram	124
	Figure 15.4. TCON: Timer Control Register	125
	Figure 15.5. TMOD: Timer Mode Register	
	Figure 15.6. CKCON: Clock Control Register	
	Figure 15.7. TL0: Timer 0 Low Byte	
	Figure 15.8. TL1: Timer 1 Low Byte	128

C8051F300/1/2/3



	Figure 15.9. TH0: Timer 0 High Byte	128
	Figure 15.10. TH1: Timer 1 High Byte	
	Figure 15.11. Timer 2 16-Bit Mode Block Diagram	
	Figure 15.12. Timer 2 8-Bit Mode Block Diagram	
	Figure 15.13. TMR2CN: Timer 2 Control Register	
	Figure 15.14. TMR2RLL: Timer 2 Reload Register Low Byte	
	Figure 15.15. TMR2RLH: Timer 2 Reload Register High Byte	
	Figure 15.16. TMR2L: Timer 2 Low Byte	
	Figure 15.17. TMR2H Timer 2 High Byte	
16.	PROGRAMMABLE COUNTER ARRAY	-
	Figure 16.1. PCA Block Diagram	133
	Figure 16.2. PCA Counter/Timer Block Diagram	
	Table 16.1. PCA Timebase Input Options	
	Figure 16.3. PCA Interrupt Block Diagram	
	Table 16.2. PCA0CPM Register Settings for PCA Capture/Compare Modules	
	Figure 16.4. PCA Capture Mode Diagram	
	Figure 16.5. PCA Software Timer Mode Diagram	
	Figure 16.6. PCA High Speed Output Mode Diagram	
	Figure 16.7. PCA Frequency Output Mode	
	Figure 16.8. PCA 8-Bit PWM Mode Diagram	
	Figure 16.9. PCA 16-Bit PWM Mode	
	Figure 16.10. PCA Module 2 with Watchdog Timer Enabled	
	Table 16.3. Watchdog Timer Timeout Intervals	
	Figure 16.11. PCA0CN: PCA Control Register	
	Figure 16.12. PCA0MD: PCA Mode Register	
	Figure 16.13. PCA0CPMn: PCA Capture/Compare Mode Registers	
	Figure 16.14. PCA0L: PCA Counter/Timer Low Byte	147
	Figure 16.15. PCA0H: PCA Counter/Timer High Byte	147
	Figure 16.16. PCA0CPLn: PCA Capture Module Low Byte	
	Figure 16.17. PCA0CPHn: PCA Capture Module High Byte	148
17.	C2 INTERFACE	
	Figure 17.1. C2ADD: C2 Address Register	149
	Figure 17.2. DEVICEID: C2 Device ID Register	149
	Figure 17.3. REVID: C2 Revision ID Register	150
	Figure 17.4. FPCTL: C2 FLASH Programming Control Register	150
	Figure 17.5. FPDAT: C2 FLASH Programming Data Register	150
	Figure 17.6. Typical C2 Pin Sharing	151



1. SYSTEM OVERVIEW

C8051F300/1/2/3 devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 1.1 for specific product feature selection.

- High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- True 8-bit 500 ksps 11-channel ADC with programmable gain pre-amplifier and analog multiplexer
- Precision programmable 25 MHz internal oscillator
- 8k bytes of on-chip FLASH memory
- 256 bytes of on-chip RAM
- SMBus/I²C and Enhanced UART serial interfaces implemented in hardware
- Three general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with three capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset, VDD Monitor, and Temperature Sensor
- On-chip Voltage Comparator
- Byte-wide I/O Port (5V tolerant)

With on-chip Power-On Reset, VDD monitor, Watchdog Timer, and clock oscillator, the C8051F300/1/2/3 devices are truly stand-alone System-on-a-Chip solutions. The FLASH memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Cygnal 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 2.7 V-to-3.6 V operation over the industrial temperature range (-45°C to +85°C). The Port I/O and /RST pins are tolerant of input signals up to 5 V. The C8051F300/1/2/3 are available in the 11-pin MLP package shown in Figure 4.2.

	MIPS (Peak)	FLASH Memory	RAM	Calibrated Internal Oscillator	SMBus/I ² C	UART	Timers (16-bit)	Programmable Counter Array	Digital Port I/Os	8-bit 500ksps ADC	Temperature Sensor	Analog Comparators	Package
C8051F300	25	8k	256	\checkmark	\checkmark	\checkmark	3	\checkmark	8	\checkmark	\checkmark	1	MLP-11
C8051F301	25	8k	256	~	\checkmark	\checkmark	3	\checkmark	8	-	-	1	MLP-11
C8051F302	25	8k	256	-	~	~	3	\checkmark	8	~	\checkmark	1	MLP-11
C8051F303	25	8k	256	-	\checkmark	\checkmark	3	\checkmark	8	-	-	1	MLP-11

Table 1.1. Product Selection Guide









Figure 1.1. C8051F300/2 Block Diagram

Figure 1.2. C8051F301/3 Block Diagram





1.1. CIP-51TM Microcontroller Core

1.1.1. Fully 8051 Compatible

The C8051F300/1/2/3 family utilizes Cygnal's proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51TM instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The CIP-51 core offers all the peripherals included with a standard 8052, including two standard 16-bit counter/timers, one enhanced 16-bit counter/timer with external oscillator input, a full-duplex UART with extended baud rate configuration, 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space, and a byte-wide I/O Port.

1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. Figure 1.3 shows a comparison of peak throughputs for various 8-bit microcontroller cores with their maximum system clocks.




Figure 1.3. Comparison of Peak MCU Execution Speeds

C8051F300/1/2/3




1.1.3. Additional Features

The C8051F300/1/2/3 SoC family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

The extended interrupt handler provides 12 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

Eight reset sources are available: power-on reset circuitry (POR), an on-chip VDD monitor (forces reset when power supply voltage drops below 2.7 V), a Watchdog Timer, a Missing Clock Detector, a voltage level detection from Comparator0, a forced software reset, an external reset pin, and an errant FLASH read/write protection circuit. Each reset source except for the POR, Reset Input Pin, or FLASH protection may be disabled by the user in software. The WDT may be permanently enabled in software after a power-on reset during MCU initialization.

The internal oscillator is available as a factory calibrated 24.5 MHz $\pm 2\%$ (C8051F300/1) or an uncalibrated 20 MHz $\pm 20\%$ (C8051F302/3). On all C8051F300/1/2/3 devices, the internal oscillator period may be user programmed in 0.5% increments. An external oscillator drive circuit is also included, allowing an external crystal, ceramic resonator, capacitor, RC, or CMOS clock source to generate the system clock. If desired, the system clock source may be switched on-the-fly to the external oscillator circuit. An external oscillator can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the fast (up to 25 MHz) internal oscillator as needed.







1.2. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

Program memory consists of 8k bytes of FLASH. This memory may be reprogrammed in-system in 512 byte sectors, and requires no special off-chip programming voltage. The 512 bytes from addresses 0x1E00 to 0x1FFF are reserved for factory use. See Figure 1.5 for the MCU system memory map.




Figure 1.5. On-Board Memory Map

C8051F300/1/2/3



1.3. On-Chip Debug Circuitry

The C8051F300/1/2/3 devices include on-chip Cygnal 2-Wire (C2) debug circuitry that provides non-intrusive, full speed, in-circuit debugging of the production part *installed in the end application*.

Cygnal's debugging system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized.

The C8051F300DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F300/1/2/3 MCUs. The kit includes software with a developer's studio and debugger, an integrated 8051 assembler, and an RS-232 to C2 serial adapter. It also has a target application board with the associated MCU installed and large prototyping area, plus the RS-232 and C2 cables, and wall-mount power supply. The Development Kit requires a Windows 95/98/NT/ME/2000 computer with one available RS-232 serial port. As shown in Figure 1.6, the PC is connected via RS-232 to the Serial Adapter. A six-inch ribbon cable connects the Serial Adapter to the user's application board, picking up the two C2 pins and VDD and GND. The Serial Adapter takes its power from the application board; it requires roughly 20 mA at 2.7-3.6V. For applications where there is not sufficient power available from the target board, the provided power supply can be connected directly to the Serial Adapter.

The Cygnal IDE interface is a vastly superior developing and debugging configuration, compared to standard MCU emulators that use on-board "ICE Chips" and require the MCU in the application board to be socketed. Cygnal's debug paradigm increases ease of use and preserves the performance of the precision analog peripherals.




Figure 1.6. Development/In-System Debug Diagram



1.4. Programmable Digital I/O and Crossbar

C8051F300/1/2/3 devices include a byte-wide I/O Port that behaves like a typical 8051 Port with a few enhancements. Each Port pin may be configured as an analog input or a digital I/O pin. Pins selected as digital I/Os may additionally be configured for push-pull or open-drain output. The "weak pull-ups" that are fixed on typical 8051 devices may be globally disabled, providing power savings capabilities.

Perhaps the most unique Port I/O enhancement is the Digital Crossbar. This is essentially a digital switching network that allows mapping of internal digital system resources to Port I/O pins (See Figure 1.7). On-chip counter/timers, serial buses, HW interrupts, comparator output, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.




Figure 1.7. Digital Crossbar Diagram

1.5. Serial Ports

The C8051F300/1/2/3 Family includes an SMBus/I²C interface and a full-duplex UART with enhanced baud rate configuration. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little CPU intervention.

C8051F300/1/2/3



1.6. Programmable Counter Array

An on-chip Programmable Counter/Timer Array (PCA) is included in addition to the three 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with three programmable capture/compare modules. The PCA clock is derived from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflows, an External Clock Input (ECI), the system clock, or the external oscillator clock source divided by 8. The external clock source selection is useful for real-time clock functionality, where the PCA is clocked by an external source while the internal oscillator drives the system clock.

Each capture/compare module can be configured to operate in one of six modes: Edge-Triggered Capture, Software Timer, High Speed Output, 8- or 16-bit Pulse Width Modulator, or Frequency Output. Additionally, Capture/Compare Module 2 offers watchdog timer (WDT) capabilities. Following a system reset, Module 2 is configured and enabled in WDT mode. The PCA Capture/Compare Module I/O and External Clock Input may be routed to Port I/O via the Digital Crossbar.




Figure 1.8. PCA Block Diagram



1.7. 8-Bit Analog to Digital Converter (C8051F300/2 Only)

The C8051F300/2 includes an on-chip 8-bit SAR ADC with a 10-channel differential input multiplexer and programmable gain amplifier. With a maximum throughput of 500 ksps, the ADC offers true 8-bit accuracy with an INL of \pm 1LSB. The ADC system includes a configurable analog multiplexer that selects both positive and negative ADC inputs. Each Port pin is available as an ADC input; additionally, the on-chip Temperature Sensor output and the power supply voltage (VDD) are available as ADC inputs. User firmware may shut down the ADC to save power.

The integrated programmable gain amplifier (PGA) amplifies the the ADC input by 0.5, 1, 2, or 4 as defined by user software. The gain stage is especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large DC offset.

Conversions can be started in five ways: a software command, an overflow of Timer 0, 1, or 2, or an external convert start signal. This flexibility allows the start of conversion to be triggered by software events, a periodic signal (timer overflows), or external HW signals. Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 8-bit data word is latched into an SFR upon completion of a conversion.

Window compare registers for the ADC data can be configured to interrupt the controller when ADC data is either within or outside of a specified range. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within/outside the specified range.




Figure 1.9. 8-Bit ADC Block Diagram

C8051F300/1/2/3



1.8. Comparator

C8051F300/1/2/3 devices include an on-chip voltage comparator that is enabled/disabled and configured via user software. All Port I/O pins may be configurated as comparator inputs. Two comparator outputs may be routed to a Port pin if desired: a latched output and/or an unlatched (asynchronous) output. Comparator response time is programmable, allowing the user to select between high-speed and low-power modes. Positive and negative hysteresis is also configurable.

Comparator interrupts may be generated on rising, falling, or both edges. When in IDLE mode, these interrupts may be used as a "wake-up" source. The comparator may also be configured as a reset source.




Figure 1.10. Comparator Block Diagram



2. ABSOLUTE MAXIMUM RATINGS

Table 1	l .1.	Absolute	Maximum	Ratings [*]
---------	--------------	----------	---------	----------------------

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Ambient temperature under bias		-55		125	°C
Storage Temperature		-65		150	°C
Voltage on any Port I/O Pin or /RST with respect to GND		0.3		5.8	V
Voltage on VDD with respect to GND		0.3		4.2	V
Maximum Total current through VDD and GND				500	mA
Maximum output current sunk by /RST or any Port pin				100	mA

*Note: stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

3. GLOBAL DC ELECTRICAL CHARACTERISTICS

Table 1.2. Global DC Electrical Characteristics

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Digital Supply Voltage		2.7	3.0	3.6	V
Digital Supply Current with CPU active	VDD=2.7V, Clock=25MHz VDD=2.7V, Clock=1MHz VDD=2.7V, Clock=32kHz		5.8 0.34 11.6		mA mA μA
Digital Supply Current with CPU inactive (not accessing FLASH)	VDD=2.7V, Clock=25MHz VDD=2.7V, Clock=1MHz VDD=2.7V, Clock=32kHz		2.1 83 2.8		mA μA μA
Digital Supply Current (shut- down)	Oscillator not running		< 0.1		μA
Digital Supply RAM Data Retention Voltage			1.5		V
Specified Operating Tempera- ture Range		-40		+85	°C

-40°C to +85°C, 25 MHz System Clock unless otherwise specified.



4. **PINOUT AND PACKAGE DEFINITIONS**


Table 4.1. Pin Definitions for the C8051F300/1/2/3

Pin Number	Name	Туре	Description			
1	VREF /	A In	External Voltage Reference Input.			
	P0.0	D I/O or A In	Port 0.0. See Section 12 for complete description.			
2	P0.1	D I/O or A In	Port 0.1. See Section 12 for complete description.			
3	VDD		Power Supply Voltage.			
4	XTAL1 /	A In	Crystal Input. This pin is the external oscillator circuit return for a crystal or ceramic resonator. See Section 11.2.			
	P0.2	D I/O or A In	Port 0.2. See Section 12 for complete description.			
5	XTAL2 /	A Out	Crystal Input/Output. For an external crystal or resonator, this p is the excitation driver. This pin is the external clock input for CMOS, capacitor, or RC network configurations. See Section 11.2.			
	P0.3	D I/O	Port 0.3. See Section 12 for complete description.			
6	P0.4	D I/O or A In	Port 0.4. See Section 12 for complete description.			
7	P0.5	D I/O or A In	Port 0.5. See Section 12 for complete description.			
8	C2CK /	D I/O	Clock input for the C2 Development Interface.			
	/RST	D I/O	Device Reset. Open-drain output of internal POR or VDD moni- tor. An external source can initiate a system reset by driving this pin low for at least $10 \ \mu$ s.			
9	P0.6 /	D I/O or A In	Port 0.6. See Section 12 for complete description.			
	CNVSTR	D I/O	ADC External Convert Start Input Strobe.			
10	C2D /	D I/O	Data signal for the C2 Development Interface.			
	P0.7	D I/O or A In	Port 0.7. See Section 12 for complete description.			
11	GND		Ground.			



C8051F300/1/2/3


Figure 4.1. MLP-11 Pinout Diagram (Top View)



C8051F300/1/2/3




Figure 4.2. MLP-11 Package Drawing






5. ADC0 (8-BIT ADC, C8051F300/2 ONLY)

The ADC0 subsystem for the C8051F300/2 consists of two analog multiplexers (referred to collectively as AMUX0) with 11 total input selections, a differential programmable gain amplifier (PGA), and a 500 ksps, 8-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector (see block diagram in Figure 5.1). The AMUX0, PGA, data conversion modes, and window detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. ADC0 operates in both Single-ended and Differential modes, and may be configured to measure any Port pin, the Temperature Sensor output, or VDD with respect to any Port pin or GND. The ADC0 subsystem is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.





C8051F300/2



5.1. Analog Multiplexer and PGA

The analog multiplexers (AMUX0) select the positive and negative inputs to the PGA, allowing any Port pin to be measured relative to any other Port pin or GND. Additionally, the on-chip temperature sensor or the positive power supply (VDD) may be selected as the positive PGA input. When GND is selected as the negative input, ADC0 operates in Single-ended Mode; all other times, ADC0 operates in Differential Mode. The ADC0 input channels are selected in the AMX0SL register as described in Figure 5.5.

The conversion code format differs in Single-ended versus Differential modes, as shown below. When in Singleended Mode (negative input is selected GND), conversion codes are represented as 8-bit unsigned integers. Inputs are measured from '0' to VREF * 255/256. Example codes are shown below.

Input Voltage	ADC0 Output (Conversion Code)
VREF * 255/256	0xFF
VREF * 128/256	0x80
VREF * 64/256	0x40
0	0x00

When in Differential Mode (negative input is not selected as GND), conversion codes are represented as 8-bit signed 2's complement numbers. Inputs are measured from -VREF to VREF * 127/128. Example codes are shown below.

Input Voltage	ADC0 Output (Conversion Code)
VREF * 127/128	0x7F
VREF * 64/128	0x40
0	0x00
-VREF * 64/128	0xC0
- VREF	0x80

Important Note About ADC0 Input Configuration: Port pins selected as ADC0 inputs should be configured as analog inputs, and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to '1' the corresponding bit in register P0MDIN. To force the Crossbar to skip a Port pin, set to '1' the corresponding bit in register XBR0. See Section "12. Port Input/Output" on page 85 for more Port I/O configuration details.


The PGA amplifies the AMUX0 output signal as defined by the AMP0GN1-0 bits in the ADC0 Configuration register (Figure 5.6). The PGA is software-programmable for gains of 0.5, 1, 2, or 4. The gain defaults to 0.5 on reset.

The Temperature Sensor transfer function is shown in Figure 5.2 on Page 27. The output voltage (V_{TEMP}) is the positive PGA input when the Temperature Sensor is selected by bits AMX0P2-0 in register AMX0SL; this voltage will be amplified by the PGA according to the user-programmed PGA settings.









5.2. Modes of Operation

ADC0 has a maximum conversion speed of 500 ksps. The ADC0 conversion clock is a divided version of the system clock, determined by the AD0SC bits in the ADC0CF register (system clock divided by (AD0SC + 1) for $0 \le AD0SC \le 31$). The ADC0 conversion clock should be no more than 8.3 MHz.

5.2.1. Starting a Conversion

A conversion can be initiated in one of five ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM2-0) in register ADC0CN. Conversions may be initiated by one of the following:

- 1. Writing a '1' to the AD0BUSY bit of register ADC0CN
- 2. A Timer 0 overflow (i.e. timed continuous conversions)
- 3. A Timer 2 overflow
- 4. A Timer 1 overflow
- 5. A rising edge on the CNVSTR input signal (pin P0.6)

Writing a '1' to AD0BUSY provides software control of ADC0 whereby conversions are performed "on-demand". During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 interrupt flag (AD0INT). Note: When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT) should be used. Converted data is available in the ADC0 data register, ADC0 when bit AD0INT is logic 1. Note that when Timer 2 overflows are used as the conversion source, Timer 2 Low Byte overflows are used if Timer 2 is in 8-bit mode; Timer 2 High byte overflows are used if Timer 2 is in 16-bit mode. See Section "15. Timers" on page 121 for timer configuration.

Important Note About Using CNVSTR: The CNVSTR input pin also functions as Port pin P0.6. When the CNVSTR input is used as the ADC0 conversion source, Port pin P0.6 should be skipped by the Digital Crossbar. To configure the Crossbar to skip P0.6, set to '1' Bit6 in register XBR0. See Section "12. Port Input/Output" on page 85 for details on Port I/O configuration.

C8051F300/2




5.2.2. Tracking Modes

The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state, the ADC0 input is continuously tracked, except when a conversion is in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR is low; conversion begins on the rising edge of CNVSTR (see Figure 5.3). Tracking can also be disabled (shutdown) when the device is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX or PGA settings are frequently changed, due to the settling time requirements described in Section "5.2.3. Settling Time Requirements" on page 29.

A. ADC Timing for External Trigger Source CNVSTR (AD0CM[2:0]=1xx) 1 2 3 4 5 6 7 8 9 SAR Clocks Low Power AD0TM=1 Track Convert Low Power Mode or Convert AD0TM=0 Track or Convert Convert Track B. ADC Timing for Internal Trigger Source Write '1' to AD0BUSY. Timer 0, Timer 2, Timer 1 Overflow (AD0CM[2:0]=000, 001, 010, 011) 5 6 7 9 10 11 12 2 3 4 8 1

Figure 5.3. 8-Bit ADC Track and Conversion Example Timing





5.2.3. Settling Time Requirements

When the ADC0 input configuration is changed (i.e., a different AMUX0 or PGA selection is made), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the AMUX0 resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the minimum tracking time requirements.

Figure 5.4 shows the equivalent ADC0 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required ADC0 settling time for a given settling accuracy (SA) may be approximated by Equation 5.1. When measuring the Temperature Sensor output or VDD with respect to GND, R_{TOTAL} reduces to R_{MUX} . See Table 5.1 for ADC0 minimum settling time requirements.

Equation 5.1. ADC0 Settling Time Requirements

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$


Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds


 R_{TOTAL} is the sum of the AMUX0 resistance and any external source resistance.

n is the ADC resolution in bits (8).

Figure 5.4. ADC0 Equivalent Input Circuits



Single-Ended Mode



Note: When the PGA gain is set to 0.5, $C_{SAMPLE} = 3pF$

C8051F300/2



Figure 5.5. AMX0SL: AMUX0 Channel Select Register (C8051F300/2)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AMX0N3 Bit7	B AMX0N2 Bit6	AMX0N1 Bit5	AMX0N0 Bit4	AMX0P3 Bit3	AMX0P2 Bit2	AMX0P1 Bit1	AMX0P0 Bit0	00000000 SFR Address: 0xBB
Bits7-4:	AMX0N3-0: Note that whe other Negativ 0000-1000b:	en GND is se e Input selec	lected as the tions, ADCO	Negative Inp operates in	Differential	mode.	ngle-ended n	node. For all
	AMX0N	13-0	ADC	0 Negative	Input			
	0000)		P0.0	-			
	0001			P0.1				
	0010)		P0.2				
	0011			P0.3				
	0100)		P0.4				
	0101		P0.5					
	0110	0110		P0.6				
	0111	0111		P0.7				
	1xxx		GND (ADC in Single-Ended Mode)					
Bits3-0:	AMX0P3-0: 2 0000-1001b: 2 1010-1111b: 1	ADC0 Positi RESERVED	ive Input sele	ected per the				
	AMX0F		ADC	CO Positive I	nput			
	0000			P0.0				
	0001			P0.1				
	0010			P0.2 P0.3				
	0100			P0.3 P0.4				
	0100			P0.4 P0.5				
	0101			P0.5				
				P0 7				
	0110		Ter	P0.7 nperature Set	nsor			



Figure 5.6. ADC0CF: ADC0 Configuration Register (C8051F300/2)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AD0SC4	AD0SC3	AD0SC2	AD0SC1	AD0SC0	-	AMP0GN1	AMP0GN0	11111000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xBC
Bits7-3: AD0SC4-0: ADC0 SAR Conversion Clock Period Bits SAR Conversion clock is derived from system clock by the following equation, where <i>AD0SC</i> refers to the 5-bit value held in bits AD0SC4-0. SAR Conversion clock requirements are given in Table 5.1. $AD0SC = \frac{SYSCLK}{CLK_{SAR}} - 1$								
Bit2: Bits1-0:	UNUSED. Re AMP0GN1-0 00: Gain = 0.5 01: Gain = 1 10: Gain = 2 11: Gain = 4	: ADC0 Inte			.)			

Figure 5.7. ADC0: ADC0 Data Word Register (C8051F300/2)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xBE
Bits7-0:	ADC0 Data V ADC0 holds t ADC0 holds a signed 8-bit in	he output da an 8-bit unsi	•				0	

C8051F300/2



Figure 5.8. ADC0CN: ADC0 Control Register (C8051F300/2)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
AD0EN	AD0TM	AD0INT	AD0BUSY	AD0WINT	AD0CM2	AD0CM1	AD0CM0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
						(bit addressable) 0xE8			
Bit7:	AD0EN: AD0										
	0: ADC0 Disa		-								
D'	1: ADC0 Enabled. ADC0 is active and ready for data conversions. AD0TM: ADC0 Track Mode Bit.										
Bit6:				1 1 . 1	1						
	0: Normal Tra	ack Mode: V	vnen ADCU	is enabled, tra	icking is cor	itinuous unie	ss a convers	sion is in			
	progress. 1: Low-power	r Track Mod	e Tracking	Defined by A	D0CM2 0 b	its (see below	w)				
Bit5:	AD0INT: AD		-	•			<i>~</i>).				
Dite	0: ADC0 has					e AD0INT w	vas cleared.				
	1: ADC0 has	-									
Bit4:	AD0BUSY: A	-									
	Read:										
	0: ADC0 conv				not currently	y in progress	. AD0INT i	s set to			
	logic 1 on the			SY.							
	1: ADC0 conv	version is in	progress.								
	Write:										
	0: No Effect.			-0.00	L						
Bit3:	1: Initiates AI AD0WINT: A										
DIIJ.	0: ADC0 Win		-	-	-	ce this flag y	vas last clea	red			
	1: ADC0 Win					iee unis nug v	vus iust eieu	104.			
Bits2-0:	AD0CM2-0:	-									
	When AD0TM	M = 0:									
	000: ADC0 co					USY.					
	001: ADC0 co										
	010: ADC0 co										
	011: ADC0 co										
	1xx: ADC0 co		itiated on ris	ing edge of e	xternal CNV	STR.					
	When AD0TM 000: Tracking		with of (1)	to A DODLICA	V and lasta ?	CAD alasha	fallowed h				
	000. Tracking 001: Tracking										
	010: Tracking										
	011: Tracking						•				
	1xx: ADC0 tr						•				
	edge.	÷					2				



5.3. Programmable Window Detector

The ADC Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GT) and Less-Than (ADC0LT) registers hold the comparison values. Example comparisons for Differential and Single-ended modes are shown in Figure 5.10 and Figure 5.9, respectively. Notice that the window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC0LT and ADC0GT registers.

5.3.1. Window Detector In Single-Ended Mode

Figure 5.9 shows two example window comparisons for Single-ended mode, with ADC0LT = 0x20 and ADC0GT = 0x10. Notice that in Single-ended mode, the codes vary from 0 to VREF*(255/256) and are represented as 8-bit unsigned integers. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0) is within the range defined by ADC0GT and ADC0LT (if 0x10 < ADC0 < 0x20). In the right example, an AD0WINT interrupt will be generated if ADC0 and ADC0LT (if 0x10 < ADC0 < 0x20). In the right example, and AD0WINT interrupt will be generated if ADC0 is outside of the range defined by ADC0GT and ADC0LT (if ADC0 < 0x20). In the right example, (if ADC0 < 0x10 or ADC0 > 0x20).




Figure 5.9. ADC Window Compare Examples, Single-Ended Mode

C8051F300/2



5.3.2. Window Detector In Differential Mode

Figure 5.10 shows two example window comparisons for differential mode, with ADC0LT = 0x10 (+16d) and ADC0GT = 0xFF (-1d). Notice that in Differential mode, the codes vary from -VREF to VREF*(127/128) and are represented as 8-bit 2's complement signed integers. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0L) is within the range defined by ADC0GT and ADC0LT (if 0xFF (-1d) < ADC0 < 0x0F (16d)). In the right example, an AD0WINT interrupt will be generated if ADC0 is outside of the range defined by ADC0GT and ADC0LT (if ADC0 < 0xFF (-1d) or ADC0 > 0x10 (+16d)).




Figure 5.10. ADC Window Compare Examples, Differential Mode



Figure 5.11. ADC0GT: ADC0 Greater-Than Data Byte Register (C8051F300/2)





Figure 5.12. ADC0LT: ADC0 Less-Than Data Byte Register (C8051F300/2)



C8051F300/2



Table 5.1. ADC0 Electrical Characteristics

VDD = 3.0 V, VREF = 2.40 V (REFSL=0), PGA Gain = 1, -40°C to +85°C unless otherwise specified

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY		ł	1		
Resolution			8		bits
Integral Nonlinearity			±0.5	±1	LSB
Differential Nonlinearity	Guaranteed Monotonic		±0.5	±1	LSB
Offset Error			0.5±0.6		LSB
Full Scale Error	Differential mode		-1±0.5		LSB
Offset Temperature Coefficient			TBD		ppm/°C
DYNAMIC PERFORMANCE (10	kHz sine-wave Differential inp	ut, 0 to 1 dE	below F	ull Scale,	, 500 ksps)
Signal-to-Noise Plus Distortion		TBD	48		dB
Total Harmonic Distortion	Up to the 5 th harmonic		-56		dB
Spurious-Free Dynamic Range			58		dB
CONVERSION RATE		I	1		
SAR Conversion Clock				5	MHz
Conversion Time in System Clocks	ADC0CF = 00000xxxb	8			clocks
Track/Hold Acquisition Time		800			ns
Throughput Rate				500	ksps
ANALOG INPUTS		I	1		
Input Voltage Range		0	1	VREF	V
Input Capacitance			10		pF
POWER SPECIFICATIONS	,	1			
Power Supply Current (VDD sup- plied to ADC0)	Operating Mode, 500 ksps		400	TBD	μΑ
Power Supply Rejection			±0.3		mV/V




6. VOLTAGE REFERENCE (C8051F300/2)


The voltage reference MUX on C8051F300/2 devices is configurable to use an externally connected voltage reference or the power supply voltage, VDD (see Figure 6.1). The REFSL bit in the Reference Control register (REF0CN) selects the reference source. For an external source, REFSL should be set to '0'; For VDD as the reference source, REFSL should be set to '1'.

The BIASE bit enables the internal voltage bias generator, which is used by the ADC, Temperature Sensor, and Internal Oscillator. This bit is forced to logic 1 when any of the aforementioned peripherals is enabled. The bias generator may be enabled manually by writing a '1' to the BIASE bit in register REF0CN; see Figure 6.2 for REF0CN register details. The electrical specifications for the voltage reference circuit are given in Table 6.1.

Important Note About the VREF Input: Port pin P0.0 is used as the external VREF input. When using an external voltage reference, P0.0 should be configured as analog input and skipped by the Digital Crossbar. To configure P0.0 as analog input, set to '1' Bit0 in register P0MDIN. To configure the Crossbar to skip P0.0, set to '1' Bit0 in register XBR0. Refer to Section "12. Port Input/Output" on page 85 for complete Port I/O configuration details. The external reference voltage must be within the range $0 \le \text{VREF} \le \text{VDD}$.

On C8051F300/2 devices, the temperature sensor connects to the highest order input of the ADC0 positive input multiplexer (see Section "5.1. Analog Multiplexer and PGA" on page 26 for details). The TEMPE bit in register REF0CN enables/disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any ADC0 measurements performed on the sensor result in meaningless data.





C8051F300/2



Figure 6.2. REF0CN: Reference Control Register

-		R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
	-	-	-	REFSL	TEMPE	BIASE	-	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
								0xD1		
Bits7-3:	UNUSED. Re	ad = 00000b	; Write = do	n't care.						
Bit3:	REFSL: Volta	REFSL: Voltage Reference Select								
	This bit selects the source for the internal voltage reference.									
	0: VREF inpu	t pin used as	voltage refe	erence.						
	1: VDD used a	as voltage re	ference.							
Bit2:	TEMPE: Tem	perature Sen	sor Enable H	Bit.						
	0: Internal Ter	nperature Se	nsor off.							
	1: Internal Ter	nperature Se	nsor on.							
Bit1:	BIASE: Intern	-		or Enable Bit	. (Must be '1	' if using AD	OC).			
	0: Internal Bia	e			`	U	/			
	1: Internal Bia	s Generator	on.							
Bit0:	UNUSED. Re			are.						

Table 6.1. External Voltage Reference Circuit Electrical Characteristics

 $VDD = 3.0 \text{ V}; -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified}$

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Input Voltage Range		0		VDD	V
Input Current	Sample Rate = 500 ksps ; VREF = 3.0 V		12		μΑ



7. COMPARATOR0

C8051F300/1/2/3 devices include an on-chip programmable voltage comparator, shown in Figure 7.1. Comparator0 offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0), or an asynchronous "raw" output (CP0A). The asynchronous CP0A signal is available even when in when the system clock is not active. This allows Comparator0 to operate and generate an output with the device in STOP mode. When assigned to a Port pin, the Comparator0 output may be configured as open drain or push-pull (see Section "12.2. Port I/O Initialization" on page 88). Comparator0 may also be used as a reset source (see Section "9.5. Comparator0 Reset" on page 71).

The inputs for Comparator0 are selected in the CPT0MX register (Figure 7.4). The CMX0P1-CMX0P0 bits select the Comparator0 positive input; the CMX0N1-CMX0N0 bits select the Comparator0 negative input.

Important Note About Comparator Inputs: The Port pins selected as comparator inputs should be configured as analog inputs in their associated Port configuration register, and configured to be skipped by the Crossbar (for details on Port configuration, see Section "12.3. General Purpose Port I/O" on page 91).




Figure 7.1. Comparator0 Functional Block Diagram





The output of Comparator0 can be polled in software, used as an interrupt source, and/or routed to a Port pin. When routed to a Port pin, the Comparator0 output is available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP mode (with no system clock active). When disabled, the Comparator0 output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and its supply current falls to less than 100 nA. See **Section "12.1. Priority Crossbar Decoder" on page 86** for details on configuring the Comparator0 output via the digital Crossbar. Comparator0 inputs can be externally driven from -0.25 V to (VDD) + 0.25 V without damage or upset. The complete electrical specifications for Comparator0 are given in Table 7.1.

The Comparator0 response time may be configured in software via the CP0MD1-0 bits in register CPT0MD (see Figure 7.5). Selecting a longer response time reduces the amount of current consumed by Comparator0. See Table 7.1 for complete timing and current consumption specifications.




Figure 7.2. Comparator Hysteresis Plot

The hysteresis of Comparator0 is software-programmable via its Comparator0 Control register (CPT0CN). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The Comparator0 hysteresis is programmed using Bits3-0 in the Comparator0 Control Register CPT0CN (shown in Figure 7.3). The amount of negative hysteresis voltage is determined by the settings of the CP0HYN bits. As shown in Figure 7.2, settings of 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CP0HYP bits.



Comparator0 interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see **Section "8.3. Interrupt Handler" on page 58**). The CP0FIF flag is set to logic 1 upon a Comparator0 falling-edge interrupt, and the CP0RIF flag is set to logic 1 upon the Comparator0 rising-edge interrupt. Once set, these bits remain set until cleared by software. The output state of Comparator0 can be obtained at any time by reading the CP0OUT bit. Comparator0 is enabled by setting the CP0EN bit to logic 1, and is disabled by clearing this bit to logic 0.

Figure 7.3.	CPT0CN:	Comparator0	Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
CP0EN	CP0OUT	CP0RIF	CP0FIF	CP0HYP1	CP0HYP0	CP0HYN1	CP0HYN0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
								0xF8		
Bit7:	CP0EN: Comparator0 Enable Bit.									
	0: Comparato	r0 Disabled.								
	1: Comparato	r0 Enabled.								
Bit6:	CP0OUT: Co	-	-	Flag.						
	0: Voltage on									
	1: Voltage on									
Bit5:	CP0RIF: Comparator0 Rising-Edge Interrupt Flag.									
	0: No Compar					is flag was la	ast cleared.			
	1: Comparato									
Bit4:	CP0FIF: Com					. ~ .				
	0: No Compar					nis flag was l	last cleared.			
D': 0.0	1: Comparato									
Bits3-2:	CP0HYP1-0:	1		ysteresis Coi	itrol Bits.					
	00: Positive H	•								
	01: Positive H	•								
	10: Positive H 11: Positive H	•								
Bits1-0:	CP0HYN1-0:	-		Uveteracie C	ontrol Dita					
Dits1-0.	00: Negative	1	e	Trysteresis Co	Shifor Bits.					
	01: Negative	•								
	10: Negative									
	11: Negative	•								
		,								

C8051F300/1/2/3



Figure 7.4. CPT0MX: Comparator0 MUX Selection Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
_	_	CMX0N1	CMX0N0	-	_	CMX0P1	CMX0P0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9F
Bits7-6:		$P_{aad} = 0.0h^{-1}$	Write = don't	2010				
Bits6-4:		,	mparator0 Ne		MUX Salaa	+		
DIIS0-4:								
	I nese bits s	elect which I	Port pin is used	as the Com	paratoru neg	ative input.		
	CMX0N1	CMX0N0	Negative In	put				
	0	0	P0.1					
	0	1	P0.3					
	1	0	P0.5					
	1	1	P0.7					
D'/ 2.2			xx · · 1 · ·					
Bits3-2:			Write = don't o					
Bits1-0:			nparator0 Pos					
	These bits s	elect which I	Port pin is used	as the Com	parator0 pos	itive input.		
	CMX0P1	CMX0P0	Positive In	put				
	0	0	P0.0					
	0	1	P0.2					
	1	0	P0.4					
	1	1	P0.6					
		· · ·						



Figure 7.5. CPT0MD: Comparator0 Mode Selection Register

-	-							
		-	-	-	-	CP0MD1	CP0MD0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9D
Bits1-0: Cl	P0MD1-CP	0MD0: Com	0b, Write = c aparator0 Mc onse time for).			
	Mode	CP0MD1	CP0MD0	CP0 Respon	nse Time (T	YP)		
	0	0	0	1	00 ns			
	1	0	1	1	75 ns			
	2	1	0	3	20 ns			
	3	1	1	10)50 ns			

C8051F300/1/2/3



Table 7.1. Comparator0 Electrical Characteristics

 $VDD = 3.0 \text{ V}, -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified.}$

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Response Time:	CP0+ - CP0- = 100 mV		100		ns
Mode 0, $Vcm^{\dagger} = 1.5 V$	CP0+ - CP0- = -100 mV		250		ns
Response Time:	CP0+ - CP0- = 100 mV		175		ns
Mode 1, $Vcm^{\dagger} = 1.5 V$	CP0+ - CP0- = -100 mV		500		ns
Response Time:	CP0+ - CP0- = 100 mV		320		ns
Mode 2, $Vcm^{\dagger} = 1.5 V$	CP0+ - CP0- = -100 mV		1100		ns
Response Time:	CP0+ - CP0- = 100 mV		1050		ns
Mode 3, $Vcm^{\dagger} = 1.5 V$	CP0+ - CP0- = -100 mV		5200		ns
Common-Mode Rejection Ratio			1.5	4	mV/V
Positive Hysteresis 1	CP0HYP1-0 = 00		0	1	mV
Positive Hysteresis 2	CP0HYP1-0 = 01	3	5	7	mV
Positive Hysteresis 3	CP0HYP1-0 = 10	7	10	15	mV
Positive Hysteresis 4	CP0HYP1-0 = 11	15	20	25	mV
Negative Hysteresis 1	CP0HYN1-0 = 00		0	1	mV
Negative Hysteresis 2	CP0HYN1-0 = 01	3	5	7	mV
Negative Hysteresis 3	CP0HYN1-0 = 10	7	10	15	mV
Negative Hysteresis 4	CP0HYN1-0 = 11	15	20	25	mV
Inverting or Non-Inverting Input Voltage Range		-0.25		VDD+ 0.25	V
Input Capacitance			7		pF
Input Bias Current		-5	0.001	+5	nA
Input Offset Voltage		-5		+5	mV
POWER SUPPLY				1 1	
Power Supply Rejection			0.1	1	mV/V
Power-up Time			10		μs
	Mode 0		7.6		μA
Sumply Cumont at DC	Mode 1		3.2		μA
Supply Current at DC	Mode 2		1.3		μA
	Mode 3		0.4		μA

 $^{\dagger}\mathrm{Vcm}$ is the common-mode voltage on CP0+ and CP0-.




8. CIP-51 MICROCONTROLLER

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51TM instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. Included are three 16-bit counter/timers (see description in Section 15), an enhanced full-duplex UART (see description in Section 14), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (Section 8.2.6), and one byte-wide I/O Port (see description in Section 12). The CIP-51 also includes on-chip debug hardware (see description in Section 17), and interfaces directly with the analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 8.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25 MHz Clock
- 0 to 25 MHz Clock Frequency
- 256 Bytes of Internal RAM
- Byte-Wide I/O Port

- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security



≤

D8

MEMORY

INTERFACE

INTERRUPT

MEM_WRITE_DATA

MEM READ DATA

SYSTEM_IRQs

EMULATION IRQ

Figure 8.1. CIP-51 Block Diagram

PRGM. ADDRESS REG.

POWER CONTROL

REGISTER

CONTROL

LOGIC

RESET

CLOCK

STOP

IDLE

PIPEI INE

D8

C8051F300/1/2/3



Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

Programming and Debugging Support

In-system programming of the FLASH program memory and communication with on-chip debug support logic is accomplished via the Cygnal 2-Wire Development Interface (C2). Note that the re-programmable FLASH can also be read and changed a single byte at a time by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for non-volatile data storage as well as updating program code under software control.

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debugging is completely non-intrusive, requiring no RAM, Stack, timers, or other on-chip resources. C2 details can be found in Section "17. C2 Interface" on page 149.

The CIP-51 is supported by development tools from Cygnal Integrated Products and third party vendors. Cygnal provides an integrated development environment (IDE) including editor, macro assembler, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via the C2 interface to provide fast and efficient in-system device programming and debugging. Third party macro assemblers and C compilers are also available.



8.1. INSTRUCTION SET

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51TM instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51TM counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

8.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 8.1 is the **CIP-51 Instruction Set Summary**, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

8.1.2. MOVX Instruction and Program Memory

The MOVX instruction is typically used to access external data memory (Note: the C8051F300/1/2/3 does not support external data or program memory). In the CIP-51, the MOVX instruction accesses the on-chip program memory space implemented as re-programmable FLASH memory. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section "10. FLASH Memory" on page 75 for further details.

Mnemonic	Description	Bytes	Clock Cycles
	ARITHMETIC OPERATIONS		
ADD A, Rn	Add register to A	1	1
ADD A, direct	Add direct byte to A	2	2
ADD A, @Ri	Add indirect RAM to A	1	2
ADD A, #data	Add immediate to A	2	2
ADDC A, Rn	Add register to A with carry	1	1
ADDC A, direct	Add direct byte to A with carry	2	2
ADDC A, @Ri	Add indirect RAM to A with carry	1	2
ADDC A, #data	Add immediate to A with carry	2	2
SUBB A, Rn	Subtract register from A with borrow	1	1
SUBB A, direct	Subtract direct byte from A with borrow	2	2
SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2
SUBB A, #data	Subtract immediate from A with borrow	2	2
INC A	Increment A	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	2
INC @Ri	Increment indirect RAM	1	2
DEC A	Decrement A	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	2
DEC @Ri	Decrement indirect RAM	1	2
INC DPTR	Increment Data Pointer	1	1

Table 8.1. CIP-51 Instruction Set Summary





Table 8.1. CIP-51 Instruction Set Summary

Mnemonic	Description	Bytes	Clock Cycles
MUL AB	Multiply A and B	1	4
DIV AB	Divide A by B	1	8
DA A	Decimal adjust A	1	1
	LOGICAL OPERATIONS		
ANL A, Rn	AND Register to A	1	1
ANL A, direct	AND direct byte to A	2	2
ANL A, @Ri	AND indirect RAM to A	1	2
ANL A, #data	AND immediate to A	2	2
ANL direct, A	AND A to direct byte	2	2
ANL direct, #data	AND immediate to direct byte	3	3
ORL A, Rn	OR Register to A	1	1
ORL A, direct	OR direct byte to A	2	2
ORL A, @Ri	OR indirect RAM to A	1	2
ORL A, #data	OR immediate to A	2	2
ORL direct, A	OR A to direct byte	2	2
ORL direct, #data	OR immediate to direct byte	3	3
XRL A, Rn	Exclusive-OR Register to A	1	1
XRL A, direct	Exclusive-OR direct byte to A	2	2
XRL A, @Ri	Exclusive-OR indirect RAM to A	1	2
XRL A, #data	Exclusive-OR immediate to A	2	2
XRL direct, A	Exclusive-OR A to direct byte	2	2
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3
CLR A	Clear A	1	1
CPL A	Complement A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through Carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through Carry	1	1
SWAP A	Swap nibbles of A	1	1
	DATA TRANSFER		
MOV A, Rn	Move Register to A	1	1
MOV A, direct	Move direct byte to A	2	2
MOV A, @Ri	Move indirect RAM to A	1	2
MOV A, #data	Move immediate to A	2	2
MOV Rn, A	Move A to Register	1	1
MOV Rn, direct	Move direct byte to Register	2	2
MOV Rn, #data	Move immediate to Register	2	2
MOV direct, A	Move A to direct byte	2	2
MOV direct, Rn	Move Register to direct byte	2	2
MOV direct, direct	Move direct byte to direct byte	3	3
MOV direct, @Ri	Move indirect RAM to direct byte	2	2
MOV direct, #data	Move immediate to direct byte	3	3
MOV @Ri, A	Move A to indirect RAM	1	2
MOV @Ri, direct	Move direct byte to indirect RAM	2	2
MOV @Ri, #data	Move immediate to indirect RAM	2	2



C8051F300/1/2/3

Table 8.1. CIP-51 Instruction Set Summary

Mnemonic	Description	Bytes	Clock Cycles
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3
MOVC A, @A+PC	Move code byte relative PC to A	1	3
MOVX A, @Ri	Move external data (8-bit address) to A	1	3
MOVX @Ri, A	Move A to external data (8-bit address)	1	3
MOVX A, @DPTR	Move external data (16-bit address) to A	1	3
MOVX @DPTR, A	Move A to external data (16-bit address)	1	3
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange Register with A	1	1
XCH A, direct	Exchange direct byte with A	2	2
XCH A, @Ri	Exchange indirect RAM with A	1	2
XCHD A, @Ri	Exchange low nibble of indirect RAM with A	1	2
	BOOLEAN MANIPULATION		
CLR C	Clear Carry	1	1
CLR bit	Clear direct bit	2	2
SETB C	Set Carry	1	1
SETB bit	Set direct bit	2	2
CPL C	Complement Carry	1	1
CPL bit	Complement direct bit	2	2
ANL C, bit	AND direct bit to Carry	2	2
ANL C, /bit	AND complement of direct bit to Carry	2	2
ORL C, bit	OR direct bit to carry	2	2
ORL C, /bit	OR complement of direct bit to Carry	2	2
MOV C, bit	Move direct bit to Carry	2	2
MOV bit, C	Move Carry to direct bit	2	2
JC rel	Jump if Carry is set	2	2/3
JNC rel	Jump if Carry is not set	2	2/3
JB bit, rel	Jump if direct bit is set	3	3/4
JNB bit, rel	Jump if direct bit is not set	3	3/4
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4
	PROGRAM BRANCHING	1	1
ACALL addr11	Absolute subroutine call	2	3
LCALL addr16	Long subroutine call	3	4
RET	Return from subroutine	1	5
RETI	Return from interrupt	1	5
AJMP addr11	Absolute jump	2	3
LJMP addr16	Long jump	3	4
SJMP rel	Short jump (relative address)	2	3
JMP @A+DPTR	Jump indirect relative to DPTR	1	3
JZ rel	Jump if A equals zero	2	2/3
JNZ rel	Jump if A does not equal zero	2	2/3
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/4
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4





Table 8.1. CIP-51 Instruction Set Summary

Mnemonic	Description	Bytes	Clock Cycles
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4
NOP	No operation	1	1

Notes on Registers, Operands and Addressing Modes:

Rn - Register R0-R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

rel - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00-0x7F) or an SFR (0x80-0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

addr11 - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2K-byte page of program memory as the first byte of the following instruction.

addr16 - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 8K-byte program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted \bigcirc Intel Corporation 1980.



8.2. MEMORY ORGANIZATION

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. The CIP-51 memory organization is shown in Figure 8.2.

8.2.1. Program Memory

The CIP-51 core has a 64k-byte program memory space. The C8051F300/1/2/3 implements 8192 bytes of this program memory space as in-system, re-programmable FLASH memory, organized in a contiguous block from addresses 0x0000 to 0x1FFF. Note: 512 bytes (0x1E00 - 0x1FFF) of this memory are reserved for factory use and are not available for user program storage.

Program memory is normally assumed to be read-only. However, the CIP-51 can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to **Section "10. FLASH Memory" on page 75** for further details.

8.2.2. Data Memory

The CIP-51 includes 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory. Figure 8.2 illustrates the data memory organization of the CIP-51.




Figure 8.2. Memory Map

C8051F300/1/2/3



8.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in Figure 8.6). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

8.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit 7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51[™] assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22.3h

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

8.2.5. Stack

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP, 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

8.2.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51TM instruction set. Table 8.2 lists the SFRs implemented in the CIP-51 System Controller.

The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, SCON0, IE, etc.) are bit-addressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 8.3, for a detailed description of each register.



-								
F8	CPT0CN	PCA0L	PCA0H	PCA0CPL0	PCA0CPH0			
F0	В	POMDIN					EIP1	
E8	ADC0CN	PCA0CPL1	PCA0CPH1	PCA0CPL2	PCA0CPH2			RSTSRC
E0	ACC	XBR0	XBR1	XBR2	IT01CF		EIE1	
D8	PCA0CN	PCA0MD	PCA0CPM0	PCA0CPM1	PCA0CPM2			
D0	PSW	REF0CN						
C8	TMR2CN		TMR2RLL	TMR2RLH	TMR2L	TMR2H		
C0	SMB0CN	SMB0CF	SMB0DAT		ADC0GT		ADC0LT	
B8	IP			AMX0SL	ADC0CF		ADC0	
B0		OSCXCN	OSCICN	OSCICL			FLSCL	FLKEY
A8	IE							
A0					P0MDOUT			
98	SCON0	SBUF0				CPT0MD		CPT0MX
90								
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL
80	P0	SP	DPL	DPH				PCON
	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
	(bit addressable)							

Table 8.2. Special Function Register (SFR) Memory Map

Table 8.3. Special Function Registers

SFRs are listed in alphabetical order. All undefined SFR locations are reserved

Register	Address	Description	Page No.
ACC	0xE0	Accumulator	57
ADC0CF	0xBC	ADC0 Configuration	31
ADC0CN	0xE8	ADC0 Control	32
ADC0GT	0xC4	ADC0 Greater-Than Compare Word	35
ADC0LT	0xC6	ADC0 Less-Than Compare Word	35
ADC0	0xBE	ADC0 Data Word	31
AMX0SL	0xBB	ADC0 Multiplexer Channel Select	30
В	0xF0	B Register	57
CKCON	0x8E	Clock Control	127
CPT0CN	0xF8	Comparator0 Control	41
CPT0MD	0x9D	Comparator0 Mode Selection	43
CPT0MX	0x9F	Comparator0 MUX Selection	42
DPH	0x83	Data Pointer High	55
DPL	0x82	Data Pointer Low	55
EIE1	0xE6	Extended Interrupt Enable 1	63
EIP1	0xF6	External Interrupt Priority 1	64





Table 8.3. Special Function Registers

Register	Address	Description	Page
FLKEY	0xB7	FLASH Lock and Key	78
FLSCL	0xB6	FLASH Scale	78
IE	0xA8	Interrupt Enable	61
IP	0xB8	Interrupt Priority	62
OSCICL	0xB3	Internal Oscillator Calibration	81
OSCICN	0xB2	Internal Oscillator Control	81
OSCXCN	0xB1	External Oscillator Control	83
P0	0x80	Port 0 Latch	91
POMDIN	0xF1	Port 0 Input Mode Configuration	91
POMDOUT	0xA4	Port 0 Output Mode Configuration	92
PCA0CN	0xD8	PCA Control	144
PCA0MD	0xD9	PCA Mode	145
PCA0CPH0	0xFC	PCA Capture 0 High	148
PCA0CPH1	0xEA	PCA Capture 1 High	148
PCA0CPH2	0xEC	PCA Capture 2 High	148
PCA0CPL0	0xFB	PCA Capture 0 Low	148
PCA0CPL1	0xE9	PCA Capture 1 Low	148
PCA0CPL2	0xEB	PCA Capture 2 Low	148
PCA0CPM0	0xDA	PCA Module 0 Mode Register	146
PCA0CPM1	0xDB	PCA Module 1 Mode Register	146
PCA0CPM2	0xDC	PCA Module 2 Mode Register	146
РСА0Н	0xFA	PCA Counter High	147
PCA0L	0xF9	PCA Counter Low	147
PCON	0x87	Power Control	67
PSCTL	0x8F	Program Store R/W Control	77
PSW	0xD0	Program Status Word	56
REF0CN	0xD1	Voltage Reference Control	37
RSTSRC	0xEF	Reset Source Configuration/Status	72
SBUF0	0x99	UART 0 Data Buffer	117
SCON0	0x98	UART 0 Control	116
SMB0CF	0xC1	SMBus Configuration	100
SMB0CN	0xC0	SMBus Control	102
SMB0DAT	0xC2	SMBus Data	104
SP	0x81	Stack Pointer	56
TMR2CN	0xC8	Timer/Counter 2 Control	131
TCON	0x88	Timer/Counter Control	125
TH0	0x8C	Timer/Counter 0 High	128
TH1	0x8D	Timer/Counter 1 High	128
TL0	0x8A	Timer/Counter 0 Low	128
TL1	0x8B	Timer/Counter 1 Low	128
TMOD	0x89	Timer/Counter Mode	126
TMR2RLH	0xCB	Timer/Counter 2 Reload High	132
TMR2RLL	0xCA	Timer/Counter 2 Reload Low	132
TMR2H	0xCD	Timer/Counter 2 High	132
TMR2L	0xCC	Timer/Counter 2 Low	132
XBR0	0xE1	Port I/O Crossbar Control 0	89

C8051F300/1/2/3



Table 8.3. Special Function Registers

Register	Address	Description	Page
XBR1	0xE2	Port I/O Crossbar Control 1	89
XBR2	0xE3	Port I/O Crossbar Control 2	90
0x97, 0xAE, 02			
0xB6, 0xBF, 02	xCE, 0xD2,		
0xD3, 0xD4, 0	xD5, 0xD6,	Reserved	
0xD7, 0xDD, 0)xDE, 0xDF,		
0xF5			

8.2.7. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic l. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.

Figure 8.3. DPL: Data Pointer Low Byte




Figure 8.4. DPH: Data Pointer High Byte








Figure 8.5. SP: Stack Pointer




Figure	8.6.	PSW:	Program	Status	Word
Inguiv	0.0.	10111	1 I USI am	Status	· · · · · ·

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	Reset Valu				
CY	AC	F0	RS1	RS0	OV	F1	PARITY	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres				
							(bit addressable)	0xD0				
Bit7:	CY: Carry Fl	lag.										
			ast arithmetic o			urry (additio	n) or a borrow	v (subtrac-				
			ic 0 by all other	arithmetic	operations.							
Bit6:	AC: Auxiliary Carry Flag											
	This bit is set when the last arithmetic operation resulted in a carry into (addition) or a borrow from											
	(subtraction) the high order nibble. It is cleared to logic 0 by all other arithmetic operations.											
Bit5:	F0: User Fla	0		~ ~								
	This is a bit-addressable, general purpose flag for use under software control.											
Bits4-3:	RS1-RS0: Register Bank Select.											
	These bits select which register bank is used during register accesses.											
	RS1	RS0	Register Bank	Add	ress							
	0	0	0	0x00 -	0x07							
	0	1	1	0x08 -	0x0F							
	1	0	2	0x10 -	0x17							
	1	1	3	0x18 -	0x1F							
21.0												
Bit2:	OV: Overflo	0		<i>.</i> . ,	• 1/ 1	. (11	(1)				
	This bit is set to logic 1 if the last arithmetic operation resulted in a carry (addition), borrow (subtrac											
D'/1	tion), or overflow (multiply or divide). It is cleared to logic 0 by all other arithmetic operations.											
Bit1:	F1: User Fla	0					.1					
D:40.			, general purpos	se flag for u	se under sof	iware contro)1.					
Bit0:	PARITY: Par		£41			1-4 i= - 1-	1	: C 41				
		t to logic 1 1	if the sum of the	eight bits	n the accum	ulator 18 odd	and cleared	ii the sum				
	even.											



C8051F300/1/2/3

Figure 8.7. ACC: Accumulator




Figure 8.8. B: B Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							(bit addressable)	0xF0
Bits7-0:	B: B Register. This register s		econd accum	ulator for cer	tain arithme	tic operation	ns.	

C8051F300/1/2/3



8.3. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting a total of 12 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE1). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

8.3.1. MCU Interrupt Sources and Vectors

The MCUs support 12 interrupt sources. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 8.4 on page 60. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



8.3.2. External Interrupts

The /INT0 and /INT1 external interrupt sources are configurable as active high or low, edge or level sensitive. The IN0PL (/INT0 Polarity) and IN1PL (/INT1 Polarity) bits in the IT01CF register select active high or active low; the IT0 and IT1 bits in TCON (Section "15.1. Timer 0 and Timer 1" on page 121) select level or edge sensitive. The table below lists the possible configurations.

IT0	INOPL	/INT0 Interrupt
0	0	Active low, edge sensitive
0	1	Active high, edge sensitive
1	0	Active low, level sensitive
1	1	Active high, level sensitive

IT1	IN1PL	/INT1 Interrupt
0	0	Active low, edge sensitive
0	1	Active high, edge sensitive
1	0	Active low, level sensitive
1	1	Active high, level sensitive

/INT0 and /INT1 are assigned to Port pins as defined in the IT01CF register (see Figure 8.13). Note that /INT0 and /INT0 Port pin assignments are independent of any Crossbar assignments. /INT0 and /INT1 will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to /INT0 and/or /INT1, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register XBR0 (see Section "12.1. Priority Crossbar Decoder" on page 86 for complete details on configuring the Crossbar).

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (INOPL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

8.3.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP or EIP1) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 8.4.

8.3.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 18 system clock cycles: 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 4 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.

C8051F300/1/2/3



Table 8.4. Interrupt Summary

Interrupt Source	Interrupt Vector		Pending Flag	Bit addressable?	Cleared by HW?	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y	Ν	ES0 (IE.4)	PS0 (IP.4)
Timer 2 Overflow	0x002B	5	TF2H (TMR2CN.7) TF2L (TMR2CN.6)	Y	N	ET2 (IE.5)	PT2 (IP.5)
SMBus Interface	0x0033	6	SI (SMB0CN.0)	Y	Ν	ESMB0 (EIE1.0)	PSMB0 (EIP1.0)
ADC0 Window Compare	0x003B	7	AD0WINT (ADC0CN.3)	Y	Ν	EWADC0 (EIE1.1)	PWADC0 (EIP1.1)
ADC0 Conversion Complete	0x0043	8	AD0INT (ADC0CN.5)	Y	Ν	EADC0C (EIE1.2)	PADC0C (EIP1.2)
Programmable Counter Array	0x004B	9	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y	N	EPCA0 (EIE1.3)	PPCA0 (EIP1.3)
Comparator0 Falling Edge	0x0053	10	CP0FIF (CPT0CN.4)	N	N	ECP0F (EIE1.4)	PCP0F (EIP1.4)
Comparator0 Rising Edge	0x005B	11	CPORIF (CPT0CN.5)	N	N	ECP0R (EIE1.5)	PCP0R (EIP1.5)

C8051F300/1/2/3



8.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

Figure 8.9. IE: Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
EA	IEGF0	ET2	ES0	ET1	EX1	ET0	EX0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
						(bit addressable)) 0xA8
Bit7:	EA: Enable A			· · •	• 1 - 1			. <i></i>
	This bit globa 0: Disable all			iterrupts. It c	overrides the	individual in	iterrupt masi	k settings.
	1: Enable each			individual	mast sotting			
Bit6:	IEGF0: Gener			is marviauai	mask setting	· ·		
DITO.	This is a gene			nder softwa	e control			
Bit5:	ET2: Enable T			nuci sontwa	e control.			
DIto.	This bit sets th			2 interrunt				
	0: Disable Tin			2 interrupt.				
	1: Enable inte			by the TF2L	or TF2H fla	gs (TMR2C)	N.7).	
Bit4:	ES0: Enable U					8- (
	This bit sets th			0 interrupt.				
	0: Disable UA			I				
	1: Enable UA							
Bit3:	ET1: Enable 7	Fimer 1 Inter	rupt.					
	This bit sets th	ne masking o	of the Timer	1 interrupt.				
	0: Disable all		1					
	1: Enable inte			by the TF1 f	lag (TCON.7	7).		
Bit2:	EX1: Enable l		1					
	This bit sets the			terrupt 1.				
	0: Disable ext		*					
	1: Enable inte			by the /INT1	input.			
Bit1:	ET0: Enable 7							
	This bit sets th			0 interrupt.				
	0: Disable all		1			- \		
D:40.	1: Enable inte			by the TF0 f	iag (TCON.5	»).		
Bit0:	EX0: Enable I			tormint 0				
	This bit sets th 0: Disable ext			terrupt 0.				
	1: Enable inte			by the /INIT(innut			
	1. Enable linte	riupi reques	is generated	by the / INTC	input.			

C8051F300/1/2/3



Figure 8.10. IP: Interrupt Priority

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
-	-	PT2	PS0	PT1	PX1	PT0	PX0	11000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:					
							(bit addressable)	0xB8					
Bits7-6:	UNUSED. Re	ad = 11b, W	vrite = don't c	care.									
Bit5:	PT2: Timer 2	Interrupt Pri	ority Contro	1.									
	This bit sets the priority of the Timer 2 interrupt.												
	0: Timer 2 int	0: Timer 2 interrupt priority determined by default priority order.											
	1: Timer 2 interrupts set to high priority level.												
Bit4:	PS0: UART0	Interrupt Pri	ority Contro	1.									
	This bit sets the												
	0: UART0 interrupt priority determined by default priority order.												
	1: UART0 interrupts set to high priority level.												
Bit3:	PT1: Timer 1 Interrupt Priority Control.												
	This bit sets the priority of the Timer 1 interrupt.												
	0: Timer 1 int	1 1	•	•	priority order	:							
	1: Timer 1 int												
Bit2:	PX1: External												
	This bit sets the priority of the External Interrupt 1 interrupt.												
	0: External Interrupt 1 priority determined by default priority order.												
	1: External In	1	01	•									
Bit1:	PT0: Timer 0												
	This bit sets the priority of the Timer 0 interrupt.												
	0: Timer 0 interrupt priority determined by default priority order.												
	1: Timer 0 interrupt set to high priority level.												
Bit0:	PX0: External	-	•										
	This bit sets the	1 *		-	-								
	0: External In	1 1	•	•	alt priority or	der.							
	1: External In	terrupt 0 set	to high prior	rity level.									



Figure 8.11. EIE1: Extended Interrupt Enable 1

- Bit7 Bits7-6:	- Bit6	ECP0R Bit5	ECP0F	EPCA0	EADC0C	EWADC0	ESMB0	00000000			
	Bit6	Dit5			LADCOC	LWADCO	ESMDU	0000000			
Bits7-6:		BIIJ	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address			
Bits7-6:								0xE6			
	UNUSED. Re	ead = 00b. W	rite = don't	care.							
Bit5:	ECP0R: Enable Comparator0 (CP0) Rising Edge Interrupt.										
	This bit sets the masking of the CP0 Rising Edge interrupt.										
	0: Disable CP		· ·								
	1: Enable inte					OCN.5).					
Bit4:	ECP0F: Enab	-		0 0							
	This bit sets the masking of the CP0 Falling Edge interrupt.										
	0: Disable CP0 Falling Edge interrupt.										
	1: Enable interrupt requests generated by the CP0FIF flag (CPT0CN.4).										
Bit3:	EPCA0: Enable Programmable Counter Array (PCA0) Interrupt.										
	This bit sets the masking of the PCA0 interrupts.										
	0: Disable all PCA0 interrupts.										
D'/0	1: Enable interrupt requests generated by PCA0.										
Bit2:	EADC0C: Enable ADC0 Conversion Complete Interrupt.										
	This bit sets the masking of the ADC0 Conversion Complete interrupt.										
	0: Disable ADC0 Conversion Complete interrupt.1: Enable interrupt requests generated by the AD0INT flag (ADC0CN.5).										
Bit1:		1 1	0	•	U (CUCN.5).					
DILI.	EWADC0: Enable Window Comparison ADC0 Interrupt. This bit sets the masking of ADC0 Window Comparison interrupt.										
	0: Disable ADC0 Window Comparison interrupt.										
	1: Enable interrupt requests generated by ADC0 Window Compare flag (ADC0CN.3).										
Bit0:	ESMB0: Enable SMBus Interrupt.										
Dito.	This bit sets the masking of the SMBus interrupt.										
	0: Disable all SMBus interrupts.										
	1: Enable inte		1	by the SI fla	g (SMB0CN	.0).					

C8051F300/1/2/3



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	-	PCP0R	PCP0F	PPCA0	PADC0C	PWADC0	PSMB0	11000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address			
								0xF6			
Bits7-6:	UNUSED. R	ead = 11b. W	rite = don't	care.							
Bit5:	PCP0R: Comparator0 (CP0) Rising Interrupt Priority Control.										
	This bit sets the priority of the CP0 rising-edge interrupt.										
	0: CP0 rising	-	-								
	1: CP0 rising	-	01	•							
Bit4:		PCP0F: Comparator0 (CP0) Falling Interrupt Priority Control.									
	This bit sets the priority of the CP0 falling-edge interrupt.										
	0: CP0 falling interrupt set to low priority level.										
	1: CP0 falling interrupt set to high priority level.										
Bit3:	PPCA0: Programmable Counter Array (PCA0) Interrupt Priority Control.										
	This bit sets the priority of the PCA0 interrupt.										
	0: PCA0 interrupt set to low priority level.										
	1: PCA0 interrupt set to high priority level.										
Bit2:	PADC0C ADC0 Conversion Complete Interrupt Priority Control										
	This bit sets the priority of the ADC0 Conversion Complete interrupt.										
	0: ADC0 Conversion Complete interrupt set to low priority level.										
D	1: ADC0 Conversion Complete interrupt set to high priority level.										
Bit1:	PWADC0: ADC0 Window Comparator Interrupt Priority Control.										
	This bit sets the priority of the ADC0 Window interrupt.										
	0: ADC0 Window interrupt set to low priority level.										
D '/0	1: ADC0 Window interrupt set to high priority level.										
Bit0:	PSMB0: SMBus Interrupt Priority Control.										
	This bit sets the priority of the SMBus interrupt.										
		0: SMBus interrupt set to low priority level.1: SMBus interrupt set to high priority level.									
	1: SMBUS IN	errupt set to	nigh priority	ievel.							



Figure 8.13. INT01CF: INT0/INT1 Configuration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
IN1PL	IN1SL2	IN1SL1	IN1SL0	IN0PL	IN0SL2	IN0SL1	IN0SL0	00000001				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
								0xE4				
Bit7:	IN1PL: /INT1											
	0: /INT1 input											
	1: /INT1 input											
Bits6-4:	IN1SL2-0: /IN											
	These bits sele											
	the Crossbar; /											
	assigned the Po											
	configured to skip the selected pin (accomplished by setting to '1' the corresponding bit in register XBR0).											
	ABR0).											
	IN1SL2-0	/IN	T1 Port Pin									
	000		P0.0									
	001		P0.1									
	010		P0.2									
	011		P0.3									
	100		P0.4									
	101		P0.5									
	110		P0.6									
	111		P0.7									
	L	•										
Bit3:	INOPL: /INTO											
	0: /INT0 interrupt is active low.											
D ' A A	1: /INT0 interr	-	-	D.'.								
Bits2-0:	INTOSL2-0: /I					4.	, · · ·	1 1				
	These bits select which Port pin is assigned to /INTO. Note that this pin assignment is independent of the Creacher /INTO will meniter the assigned Port pin without disturbing the peripheral that has											
	the Crossbar. /INTO will monitor the assigned Port pin without disturbing the peripheral that has been assigned the Port pin via the Crossbar. The Crossbar will not assign the Port pin to a peripheral if it is											
	configured to skip the selected pin (accomplished by setting to '1' the corresponding bit in register											
	XBR0).	inp ine ser	cerea pin (ae	comprisited	y setting to		ponung on	in register				
	IN0SL2-0	/IN	T0 Port Pin									
	000		P0.0									
	001		P0.1									
	010		P0.2									
	011		P0.3									
	100		P0.4									
	101		P0.5									
	110		P0.6									
	111		P0.7									
	l											

C8051F300/1/2/3



8.4. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the peripherals and clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the system clock is stopped (analog peripherals remain in their selected states). Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. Figure 1.15 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers or serial buses, draw little power when they are not in use. Turning off the oscillators lowers power consuption considerably; however a reset is required to restart the MCU.

8.4.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the Watchdog Timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section "16.3. Watchdog Timer Mode" on page 142 for more information on the use and configuration of the WDT.

8.4.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes execution. In Stop mode the internal oscillator, CPU, and all digital peripherals are stopped; the state of the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to in STOP mode for longer than the MCD timeout of $100 \,\mu$ sec.



Figure 8.14. PCON: Power Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
GF5	GF4	GF3	GF2	GF1	GF0	STOP	IDLE	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
								0x87		
Bits7-2:	GF5-GF0: Ge	eneral Purpos	se Flags 5-0.							
	These are general purpose flags for use under software control.									
Bit1:	STOP: Stop Mode Select.									
	Setting this bit will place the CIP-51 in Stop mode. This bit will always be read as 0.									
	1: Goes into power down mode. (Turns off oscillators).									
Bit0:	IDLE: Idle Mode Select.									
	Setting this bit will place the CIP-51 in Idle mode. This bit will always be read as 0.									
	1: Goes into idle mode. (Shuts off clock to CPU, but clock to Timers, Interrupts, Serial Ports, and									
	Analog Peripherals are still active.)									
	0 1		,							







Notes



C8051F300/1/2/3

9. **RESET SOURCES**

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:


- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External Port pins are forced to a known state
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack is not altered.

The Port I/O latches are reset to 0xFF (all logic ones) in open-drain mode. Weak pull-ups are enabled during and after the reset. For VDD Monitor and power-on resets, the /RST pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator. Refer to **Section "11. Oscillators" on page 79** for information on selecting and configuring the system clock source. The Watchdog Timer is enabled with the system clock divided by 12 as its clock source (**Section "16.3. Watchdog Timer Mode" on page 142** details the use of the Watchdog Timer). Once the system clock source is stable, program execution begins at location 0x0000.





C8051F300/1/2/3



9.1. Power-On Reset

During power-up, the device is held in a reset state and the /RST pin is driven low until VDD settles above 2.7 V (V_{RST}). A delay occurs before the device is released from reset; the delay decreases as the VDD ramp time increases (VDD ramp time is defined as how fast VDD ramps from 0 V to 2.7 V). Figure 9.2. plots the power-on and VDD monitor reset timing. The maximum VDD ramp time is 1 ms; slower ramp times may cause the device to be released from reset before VDD reaches the V_{RST} level. For ramp times less than 1 ms, the power-on reset delay ($T_{PORDelay}$) is typically less than 0.3 ms.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. When PORSF is set, all of the other reset flags in the RSTSRC Register are indeterminate (PORSF is cleared by all other resets). Since all resets cause program execution to begin at the same location (0x0000) software can read the PORSF flag to determine if a power-up was the cause of reset. The content of internal data memory should be assumed to be undefined after a power-on reset. The VDD monitor is disabled following a power-on reset.




Figure 9.2. Power-On and VDD Monitor Reset Timing

9.2. Power-Fail Reset / VDD Monitor

When a power-down transition or power irregularity causes VDD to drop below V_{RST} , the power supply monitor will drive the /RST pin low and hold the CIP-51 in a reset state (see Figure 9.2). When VDD returns to a level above V_{RST} , the CIP-51 will be released from the reset state. Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if VDD dropped below the level required for data retention. If the PORSF flag reads '1', the data may no longer be valid. The VDD monitor is disabled after power-on resets; however its defined state (enabled/disabled) is not altered by any other reset source. For example, if the VDD monitor is enabled and a software reset is performed, the VDD monitor will still be enabled after the reset. The VDD monitor is enabled by writing a '1' to the PORSF bit in register RSTSRC. See Figure 9.2 for VDD monitor timing; note that the reset delay is not incurred after a VDD monitor reset. See Table 9.1 for electrical characteristics of the VDD monitor.

Important Note: Enabling the VDD monitor will immediately generate a system reset. The device will then return from the reset state with the VDD monitor enabled.



9.3. External Reset

The external /RST pin provides a means for external circuitry to force the device into a reset state. Asserting an active-low signal on the /RST pin generates a reset; an external pull-up and/or decoupling of the /RST pin may be necessary to avoid erroneous noise-induced resets. See Table 9.1 for complete /RST pin specifications. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

9.4. Missing Clock Detector Reset

The Missing Clock Detector (MCD) is a one-shot circuit that is triggered by the system clock. If the system clock remains high or low for more than 100 μ s, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read '1', signifying the MCD as the reset source; otherwise, this bit reads '0'. Writing a '1' to the MCDRSF bit enables the Missing Clock Detector; writing a '0' disables it. The state of the /RST pin is unaffected by this reset.

9.5. Comparator0 Reset

Comparator0 can be configured as a reset source by writing a '1' to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0-), the device is put into the reset state. After a Comparator0 reset, the CORSEF flag (RSTSRC.5) will read '1' signifying Comparator0 as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset.

9.6. PCA Watchdog Timer Reset

The programmable Watchdog Timer (WDT) function of the Programmable Counter Array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section "16.3. Watchdog Timer Mode" on page 142; the WDT is enabled and clocked by SYSCLK / 12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to '1'. The state of the /RST pin is unaffected by this reset.

9.7. FLASH Error Reset

If a FLASH read/write/erase attempt is unsuccessful, a system reset is generated. This may occur due to any of the following:

- A FLASH write or erase is attempted above user code space. This occurs when PSWE is set to '1' and a MOVX operation is attempted above address 0x1DFF.
- A FLASH read is attempted above user code space. This occurs when a MOVC operation is attempted above address 0x1DFF.
- A Program read is attempted above the reserved address space. This occurs when user code attempts to branch to an address above 0x1FFF.

The FERROR bit (RSTSRC.6) is set following a FLASH error reset. The state of the /RST pin is unaffected by this reset.

9.8. Software Reset

Software may force a reset by writing a '1' to the SWRSF bit (RSTSRC.4). The SWRSF bit will read '1' following a software forced reset. The state of the /RST pin is unaffected by this reset.

C8051F300/1/2/3



Figure 9.3. RSTSRC: Reset Source Register

R	R	R/W	R/W	R	R/W	R/W	R	Reset Value				
-	FERROR	CORSEF	SWRSF	WDTRSF	MCDRSF	PORSF	PINRSF	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
								0xEF				
(Note: Do	o not use read-m	nodify-write	operations (ORL, ANL)	on this regist	ter)						
Bit7:	UNUSED. Read = 0. Write = don't care.											
Bit6:	FERROR: FLASH Error Indicator											
	0: Source of last reset was not a FLASH read/write/erase error.											
	1: Source of la				se error.							
Bit5:	CORSEF: Cor	nparator0 Re	eset Enable a	and Flag								
	Write											
	0: Comparato			1 \								
	1: Comparato	r0 is a reset s	source (activ	re-low).								
	Read		mat Camana									
		0: Source of last reset was not Comparator0.1: Source of last reset was Comparator0.										
Bit4:												
DII4.	SWRSF: Software Reset Force and Flag. Write											
	Write 0: No Effect.											
	1: Forces a system reset.											
	Read											
	0: Source of last reset was not a write to the SWRSF bit.											
	1: Source of last was a write to the SWRSF bit.											
Bit3:	WDTRSF: Watchdog Timer Reset Flag											
	0: Source of last reset was not a WDT timeout.											
	1: Source of last reset was a WDT timeout.											
Bit2:	MCDRSF: Missing Clock Detector Flag											
	Write:											
	0: Missing Clock Detector disabled											
	1: Missing Clock Detector enabled; triggers a reset if a missing clock condition is detected.											
	Read:											
	0: Source of last reset was not a Missing Clock Detector timeout.1: Source of last reset was a Missing Clock Detector timeout.											
D'41			-		or timeout.							
Bit1:	PORSF: Powe			-								
	This bit is set anytime a power-on reset occurs. This may be due to a true power-on reset or a VDD											
		monitor reset. In either case, data memory should be considered indeterminate following the reset.										
	Writing this bit enables/disables the VDD monitor. Write:											
	0: VDD monitor disabled.											
	1: VDD monitor enabled.											
	Read:											
		vas not a pov	ver-on or VI	DD monitor r	eset.							
	0: Last reset was not a power-on or VDD monitor reset.1: Last reset was a power-on or VDD monitor reset; all other reset flags indeterminate.											
Bit0:	PINRSF: HW	-				0						
	0: Source of la		-	n.								
	1: Source of last reset was /RST pin.											



C8051F300/1/2/3

Table 9.1. Reset Electrical Characteristics

-40°C to +85°C unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
/RST Output Low Voltage	$I_{OL} = 8.5 \text{ mA}, \text{VDD} = 2.7 \text{ V to } 3.6 \text{ V}$			0.6	V
/RST Input High Voltage		0.7 x			V
,		VDD			
/RST Input Low Voltage				0.3 x	
/KS1 input Low Voltage				VDD	
/RST Input Leakage Current	/RST = 0.0 V		25	40	μA
VDD POR Threshold (V _{RST})		2.40	2.55	2.70	V
Missing Clock Detector Timeout	Time from last system clock rising	100	220	500	μs
Missing Clock Detector Timeout	edge to reset initiation	100	220	500	μυ
	Delay between release of any reset				
Reset Time Delay	source and code execution at location	5.0			μs
	0x0000				
Minimum /RST Low Time to		15			11.5
Generate a System Reset		15			μs







Notes



10. FLASH MEMORY

8k bytes of on-chip, re-programmable FLASH memory is included for program code and non-volatile data storage (Note: 512 bytes at location 0x1E00 to 0x1FFF are reserved for factory use). The FLASH memory can be programmed in-system, a single byte at a time, through the C2 interface or by software using the MOVX instruction. Once cleared to logic 0, a FLASH bit must be erased to set it back to logic 1. FLASH bytes would typically be erased (set to 0xFF) before being reprogrammed. The write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operation is not required. Code execution is stalled during a FLASH write/erase operation. The FLASH memory is designed to withstand at least 20,000 write/ erase cycles; refer to Table 10.1 for complete FLASH memory electrical characteristics.

10.1. Programming The FLASH Memory

The simplest means of programming the FLASH memory is through the C2 interface using programming tools provided by Cygnal or a third party vendor. This is the only means for programming a non-initialized device. For details on the C2 commands to program FLASH memory, see Section "17. C2 Interface" on page 149.

10.1.1. FLASH Lock and Key Functions

FLASH writes and erases by user software are protected with a lock and key function; FLASH reads by user software are unrestricted. The FLASH Lock and Key Register (FLKEY) must be written with the correct key codes, in sequence, before FLASH operations may be performed. The key codes are: 0xA5, 0xF1. The timing does not matter, but the codes must be written in order. If the key codes are written out of order, or the wrong codes are written, FLASH writes and erases will be disabled until the next system reset. FLASH writes and erases will also be disabled if a FLASH write or erase is attempted before the key codes have been written properly. The FLASH lock resets after each write or erase; the key codes must be written again before a following FLASH operation can be performed. The FLKEY register is detailed in Figure 10.2.

10.1.2. FLASH Erase Procedure

The FLASH memory can be programmed by software using the MOVX instruction with the address and data byte to be programmed provided as normal operands. Before writing to FLASH memory using MOVX, FLASH write operations must be enabled by: (1) setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1 (this directs the MOVX writes to target FLASH memory); and (2) Writing the FLASH key codes in sequence to the FLASH Lock register (FLKEY). The PSWE bit remains set until cleared by software.

A write to FLASH memory can clear bits but cannot set them; only an erase operation can set bits in FLASH. Therefore, the byte location to be programmed should be erased before a new value is written. The 8k byte FLASH memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to 0xFF). To erase an entire 512-byte page, perform the following steps:

- Step 1. Disable interrupts (recommended).
- Step 2. Set the Program Store Erase Enable bit (PSEE in the PSCTL register).
- Step 3. Set the Program Store Write Enable bit (PSWE in the PSCTL register).
- Step 4. Write the first key code to FLKEY: 0xA5.
- Step 5. Write the second key code to FLKEY: 0xF1.
- Step 6. Using the MOVX instruction, write a data byte to any location within the 512-byte page to be erased.

C8051F300/1/2/3



10.1.3. FLASH Write Procedure

FLASH bytes are programmed by software with the following sequence:

- Step 1. Disable interrupts (recommended).
- Step 2. Erase the 512-byte FLASH page containing the target location, as described in Section 10.1.2.
- Step 3. Set the PSWE bit in PSCTL.
- Step 4. Clear the PSEE bit in PSCTL.
- Step 5. Write the first key code to FLKEY: 0xA5.
- Step 6. Write the second key code to FLKEY: 0xF1.
- Step 7. Using the MOVX instruction, write a single data byte to the desired location within the 512-byte sector.

Steps 5-7 must be repeated for each byte to be written. After FLASH writes are complete, PSWE should be cleared so that MOVX instructions do not target program memory.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Endurance		20k	100k		Erase/Write
Erase Cycle Time	25 MHz System Clock	10	15	20	ms
Write Cycle Time	25 MHz System Clock	40	55	70	μs

Table 10.1. FLASH Electrical Characteristics



10.2. Non-volatile Data Storage

The FLASH memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX instruction and read using the MOVC instruction.

10.3. Security Options

The CIP-51 provides security options to protect the FLASH memory from inadvertent modification by software as well as to prevent the viewing of proprietary program code and constants. The Program Store Write Enable (bit PSWE in register PSCTL) and the Program Store Erase Enable (bit PSEE in register PSCTL) bits protect the FLASH memory from accidental modification by software. PSWE must be explicitly set to '1' before software can modify the FLASH memory; both PSWE and PSEE must be set to '1' before software can erase FLASH memory. Additional security features prevent proprietary program code and data constants from being read or altered across the C2 interface.

A security lock byte stored at FLASH location 0x1DFF protects the FLASH program memory from being read or altered across the C2 interface. Bits7-4 of the lock byte protect against FLASH writes; clearing any of these bits to logic 0 prevents all FLASH memory from being written across the C2 interface. Bits 3-0 of the lock byte protect against FLASH reads; clearing any of these bits to logic 0 prevents all FLASH memory from being read across the C2 interface. Bits 7-4 of these bits to logic 0 prevents all FLASH memory from being read across the C2 interface.

The lock bits can always be read and cleared to logic 0 regardless of the security settings. However, the only means of removing a lock once set is to erase the entire program memory space by performing a C2 device erase operation.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	-	-	-	-	-	PSEE	PSWE	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
								0x8F				
Bits7-2:	UNUSED: Re			on't care.								
Bit1:	PSEE: Program Store Erase Enable											
	Setting this bit (in combination with PSWE) allows an entire page of FLASH program memory to be											
	erased. If this bit is logic 1 and FLASH writes are enabled (PSWE is logic 1), a write to FLASH memory using the MOVX instruction will erase the entire page that contains the location addressed											
					10			n addressed				
	by the MOVX			•	te written do	es not matter	r.					
	0: FLASH pro	0	•									
	1: FLASH pro	gram memo	ory erasure en	nabled.								
Bit0:	PSWE: Progra	am Store Wr	ite Enable									
	Setting this bi	t allows writ	ing a byte of	data to the I	FLASH prog	ram memory	using the N	ЛОVХ				
	instruction. Th	ne FLASH le	ocation shoul	ld be erased l	before writin	g data.						
	0: Writes to F	LASH prog	am memory	disabled.		-						
	1: Writes to F		•		MOVX inst	ruction targe	ts FLASH n	nemory.				
		1 0		ŗ		C		-				

Figure 10.1. PSCTL: Program Store R/W Control





Figure 10.2. FLKEY: FLASH Lock and Key Register




Figure 10.3. FLSCL: FLASH Scale Register


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
FOSE	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xB7
Bits7: Bits6-0:	FOSE: FLAS This bit enabl sense amps ar 0: FLASH on 1: FLASH on RESERVED.	es the 50 ns re enabled fo e-shot disable e-shot enable	FLASH read r a full clock ed.				t disabled, th	ne FLASH

CYGNAL

11. OSCILLATORS

C8051F300/1/2/3 devices include a programmable internal oscillator and an external oscillator drive circuit. The internal oscillator can be enabled/disabled and calibrated using the OSCICN and OSCICL registers, as shown in Figure 11.1. The system clock can be sourced by the external oscillator circuit, the internal oscillator, or a scaled version of the internal oscillator. The internal oscillator's electrical specifications are given in Table 11.1 on page 82.





11.1. Programmable Internal Oscillator

All C8051F300/1/2/3 devices include a programmable internal oscillator that defaults as the system clock after a system reset. The internal oscillator period can be programmed via the OSCICL register as defined by Equation 11.1, where f_{BASE} is the frequency of the internal oscillator following a reset, ΔT is the change in internal oscillator period, and $\Delta OSCICL$ is a change to the value held in register OSCICL.

Equation 11.1. Change in Internal Oscillator Period with OSCICL

$$\Delta T = 0.005 \times \frac{1}{f_{BASE}} \times \Delta OSCICL$$

On C8051F300/1 devices, OSCICL is factory calibrated to obtain a 24.5 MHz base frequency (f_{BASE}). Section 11.1.1 details oscillator programming for C8051F300/1 devices. On C8051F302/3 devices OSCICL always resets to 0x20. The resulting base frequency is a nominal 20 MHz and may vary ±20% from device-to-device. Section 11.1.2 details oscillator programming for C8051F302/3 devices.

Electrical specifications for the precision internal oscillator are given in Table 11.1 on page 82. The programmed internal oscillator frequency must not exceed 25 MHz. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN. The divide value defaults to 8 following a reset.



11.1.1. Programming the Internal Oscillator on C8051F300/1 Devices

On C8051F300/1 devices, the OSCICL reset value is factory calibrated to result in a 24.5 MHz internal oscillator with a $\pm 2\%$ accuracy. Note that the calibrated reset value of OSCICL may vary from device-to-device. Software should read and adjust the value of OSCICL according to Equation 11.1 to obtain the desired frequency. The example below shows how to obtain a 16 MHz internal oscillator frequency.

 f_{BASE} is the internal oscillator reset frequency; T_{BASE} is the oscillator reset period. f_{DES} is the desired internal oscillator frequency; T_{Des} is the desired oscillator period.

$$f_{BASE} = 24500000 Hz \qquad f_{DES} = 16000000 Hz$$

$$T_{BASE} = \frac{1}{24500000} s \qquad T_{DES} = \frac{1}{16000000} s$$

The required change in period (ΔT_{DES}) is the difference between the base period and the desired period.

$$\Delta T_{DES} = \frac{1}{24500000} - \frac{1}{16000000} = -0.2 \times 10^{-7} s$$

Using Equation 11.1 and the above calculations, find $\triangle OSCICL$:

$$-0.2 \times 10^{-7} = 0.005 \times \frac{1}{f_{BASE}} \times \Delta OSCICL$$

$$\Delta OSCICL = -106.25$$

 $\Delta OSCICL$ is rounded to the nearest integer (-106) and added to the reset value of register OSCICL. The resulting internal oscillator frequency is:

 $f_{OSC} = 16013100 Hz$

11.1.2. Programming the Internal Oscillator on C8051F302/3 Devices

On C8051F302/3 devices, OSCICL resets to 0x20 and results in a nominal 20 MHz internal oscillator with a $\pm 20\%$ variation from device-to-device. To program a desired frequency on these devices, the internal oscillator frequency must be measured with OSCICL at a known value. The measured frequency and known OSCICL value can then be used to approximate the desired frequency according to Equation 11.1 and the above procedure. It may be necessary to measure the programmed oscillator frequency and fine-tune OSCICL appropriately. This procedure must be followed for each individual device. The internal oscillator frequency may be measured by routing SYSCLK to a Port pin as described in Section "12.1. Priority Crossbar Decoder" on page 86.



Figure 11.2. OSCICL: Internal Oscillator Calibration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value Variable
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xB3
Bit7: Bits 6-0:	UNUSED. Re OSCICL: Inte This register d OSCICL defin factory calibra the reset value ation from dev	rnal Oscilla letermines the nes the inter ted to gener is always 0	tor Calibratic he internal os nal oscillator rate an interna x20; this value	on Register scillator perio base frequen al oscillator f	ncy. On C803 requency of 2	51F300/1 de 24.5 MHz. (vices, the r On C8051F3	eset value is

Figure 11.3. OSCICN: Internal Oscillator Control Register

R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	Reset Value				
-	-	-	IFRDY	CLKSL	IOSCEN	IFCN1	IFCN0	00010100				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
								0xB2				
Bits7-5:	UNUSED. Re	ad = 000b.	Write = don't	care								
Bit4:	IFRDY: Intern	,										
	0: Internal Os		· ·		equency.							
		: Internal Oscillator running at programmed frequency.										
Bit3:		CLKSL: System Clock Source Select Bit										
	0: SYSCLK d	lerived from	the Internal	Oscillator, ar	nd scaled as p	per the IFCN	bits.					
	1: SYSCLK d	lerived from	the External	Oscillator ci	ircuit.							
Bit2:	IOSCEN: Inte	ernal Oscilla	tor Enable B	it								
	0: Internal Os	cillator Disa	bled									
	1: Internal Os	cillator Enal	oled									
Bits1-0:	IFCN1-0: Inte	ernal Oscilla	tor Frequenc	y Control Bi	ts							
	00: SYSCLK	derived fror	n Internal Os	cillator divid	led by 8.							
	01: SYSCLK	derived fror	n Internal Os	cillator divid	led by 4.							
	10: SYSCLK	derived fror	n Internal Os	cillator divid	led by 2.							
	11: SYSCLK	derived from	n Internal Os	cillator divid	led by 1.							





-40°C to +85°C unless otherwise sp	pecified				
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Calibrated Internal Oscillator Frequency	C8051F300/1 devices	24	24.5	25	MHz
Uncalibrated Internal Oscillator Frequency	C8051F302/3 devices	15	20	25	MHz
Internal Oscillator Supply Current (from VDD)	OSCICN.2 = 1		TBD		μΑ

Table 11.1. Internal Oscillator Electrical Characteristics

11.2. External Oscillator Drive Circuit

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 11.1. A 10 M Ω resistor also must be wired across the XTAL2 and XTAL1 pins for the crystal/resonator configuration. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 pin as shown in Option 2, 3, or 4 of Figure 11.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see Figure 11.4).

Important Note on External Oscillator Usage: Port pins must be configured when using the external oscillator circuit. When the external oscillator drive circuit is enabled in crystal/resonator mode, Port pins P0.2 and P0.3 are occupied as XTAL1 and XTAL2 respectively. When the external oscillator drive circuit is enabled in capacitor, RC, or CMOS clock mode, Port pin P0.3 is occupied as XTAL2. In either case, the occupied Port pins should be configured as analog inputs, and the Crossbar should be configured to skip the occupied Port pins. See Section "12.2. Port I/O Initialization" on page 88 for details on Port input mode selection; see Section "12.1. Priority Crossbar Decoder" on page 86 for Crossbar configuration.

11.3. System Clock Selection

The CLKSL bit in register OSCICN selects which oscillator generates the system clock. CLKSL must be set to '1' for the system clock to run from the external oscillator; however the external oscillator may still clock peripherals (timers, PCA) when the internal oscillator is selected as the system clock. The system clock may be switched on-the-fly between the internal and external oscillator, so long as the selected oscillator is enabled and settled. The internal oscillator requires little start-up time, and may be enabled and selected as the system clock in the same write to OSCICN. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use as the system clock. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to '1' by hardware when the external oscillator is settled. To avoid reading a false XTLVLD, in crystal mode software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD. RC and C modes typically require no startup time.



Figure 11.4. OSCXCN: External Oscillator Control Register

R	R/W	R/W	R/W	R	R/W	R/W	R/W	Reset Value
XTLVL		XOSCMD1		-	XFCN2	XFCN1	XFCN0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xB1
								UND I
Bit7:	XTLVLD: Cr	vstal Oscillat	or Valid Flag					
	(Read only w	•	-					
	0: Crystal Os	cillator is unu	sed or not yet	t stable.				
	1: Crystal Os	cillator is run	ning and stabl	le.				
Bits6-4:	XOSCMD2-0			e Bits				
	00x: External							
	010: External			1 1 1				
	011: External				stage.			
	100: RC Osci		•	-	200			
	101: Capacito 110: Crystal (fue by 2 st	age.			
	111: Crystal (e hv 2 stag	2			
Bit3:	RESERVED.							
Bits2-0:	XFCN2-0: Ex				Bits			
	000-111: see		1	5				
	XFCN	Crystal (X	OSCMD = 11	x) RC (XOSCMD =	10x) C	C (XOSCMD =	= 10x)
	000	f≤	32kHz		$f \le 25 kHz$		K Factor $= 0$	0.87
	001		$< f \le 84 kHz$		$Hz < f \le 50k$		K Factor $= 2$	
	010		$< f \le 225 kHz$		$Hz < f \le 100$		K Factor = '	
	011		< f ≤ 590kHz		$Hz < f \le 200$		K Factor =	
	100		< f ≤ 1.5MHz		$Hz < f \le 400$		K Factor =	
	101		$z < f \le 4MHz$		$Hz < f \le 800$		K Factor $= 1$	
	110		$< f \le 10MHz$		$Hz < f \le 1.6$		K Factor = 6	
	111	10MHz	$< f \le 30 MHz$	1.6M	$Hz < f \le 3.2$	MHz	K Factor $= 1$	590
CRYSTA	L MODE (Cir	cuit from Fig	ure 11.1, Opti	ion 1; XOS	CMD = 11x)		
	Choose XFC				,			
RC MOI	DE (Circuit from	-	· •		10x)			
	Choose XFC		· ·	v range:				
	$f = 1.23(10^3)$							
	f = frequency		ı in MHz					
	C = capacitor	-	10					
	R = Pull-up re	esistor value	in kΩ					
	E (Circuit from	Figure 11.1.4	Intion 3. XO	SCMD = 1)v)			
	Choose K Fa							
	f = KF / (C *			. nequency				
	f = frequency							
	C = capacitor			F				
	VDD = Powe							
L		-						



11.4. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 11.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal colum of the table in Figure 11.4 (OSCXCN register). For example, an 11.0592 MHz crystal requires an XFCN setting of 111b.

When the crystal oscillator is enabled, a transient pulse may appear on the crystal driver output (XTAL2) that is sufficient to cause the XTLVLD bit in OSCXCN to temporarily set to logic 1 before the crystal oscillator has actually started. Introducing a blanking interval of 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

Step 1. Enable the external oscillator.
Step 2. Wait 1 ms.
Step 3. Poll for XTLVLD => '1'.
Step 4. Switch the system clock to the external oscillator.

Important Note on External Crystals: Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.

11.5. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 11.1, Option 2. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let $R = 246 \text{ k}\Omega$ and C = 50 pF:

 $f = 1.23(10^3) / RC = 1.23(10^3) / [246 * 50] = 0.1 MHz = 100 kHz$

Referring to the table in Figure 11.4, the required XFCN setting is 010b.

11.6. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 11.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume VDD = 3.0 V and C = 50 pF:

 $\label{eq:f} \begin{array}{l} f=KF \ / \ (\ C \ * \ VDD \) = KF \ / \ (\ 50 \ * \ 3 \) \ MHz \\ f=KF \ / \ 150 \ MHz \end{array}$

If a frequency of roughly 150 kHz is desired, select the K Factor from the table in Figure 11.4 as KF = 22:

f = 22 / 150 = 0.146 MHz, or 146 kHz

Therefore, the XFCN value to use in this example is 011b.



12. PORT INPUT/OUTPUT

Digital and analog resources are available through a byte-wide digital I/O Port, Port0. Each of the Port pins can be defined as general-purpose I/O (GPIO), analog input, or assigned to one of the internal digital resources as shown in Figure 12.3. The designer has complete control over which functions are assigned, limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. Note that the state of a Port I/O pin can always be read in the corresponding Port latch, regardless of the Crossbar settings.

The Crossbar assigns the selected internal digital resources to the I/O pins based on the Priority Decoder (Figure 12.3 and Figure 12.4). The registers XBR0, XBR1, and XBR2, defined in Figure 12.5, Figure 12.6, and Figure 12.7 are used to select internal digital functions.

All Port I/Os are 5 V tolerant (refer to Figure 12.2 for the Port cell circuit). The Port I/O cells are configured as either push-pull or open-drain in the Port0 Output Mode register (P0MDOUT). Complete Electrical Specifications for Port I/O are given in Table 12.1 on page 92.





Figure 12.1. Port I/O Functional Block Diagram







12.1. Priority Crossbar Decoder

The Priority Crossbar Decoder (Figure 12.3) assigns a priority to each I/O function, starting at the top with UART0. When a digital resource is selected, the least-significant unassigned Port pin is assigned to that resource (excluding UART0, which is always at pins 4 and 5). If a Port pin is assigned, the Crossbar skips that pin when assigning the next selected resource. Additionally, the Crossbar will skip Port pins whose associated bits in the XBR0 register are set. The XBR0 register allows software to skip Port pins that are to be used for analog input or GPIO.

Important Note on Crossbar Configuration: If a Port pin is claimed by a peripheral without use of the Crossbar, its corresponding XBR0 bit should be set. This applies to P0.0 if VREF is enabled, P0.3 and/or P0.2 if the external oscillator circuit is enabled, P0.6 if the ADC is configured to use the external conversion start signal (CNVSTR), and any selected ADC or Comparator inputs. The Crossbar skips selected pins as if they were already assigned, and moves to the next unassigned pin. Figure 12.3 shows the Crossbar Decoder priority with no Port pins skipped (XBR0 = 0x00); Figure 12.4 shows the Crossbar Decoder priority with pins 6 and 2 skipped (XBR0 = 0x44).




Figure 12.3. Crossbar Priority Decoder with XBAR0 = 0x00

SF Signals Special Function Signals are not assigned by the crossbar. When these signals are enabled, the CrossBar must be manually configured to skip their corresponding port pins.






Figure 12.4. Crossbar Priority Decoder with XBR0 = 0x44

Port pin skipped by CrossBar

SF Signals

Special Function Signals are not assigned by the crossbar. When
these signals are enabled, the CrossBar must be manually
configured to skip their corresponding port pins.

Registers XBR1 and XBR2 are used to assign the digital I/O resources to the physical I/O Port pins. Note that when the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and SCL). Either or both of the UART signals may be selected by the Crossbar. UART0 pin assignments are fixed for bootloading purposes: when UART TX0 is selected, it is always assigned to P0.4; when UART RX0 is selected, it is always assigned to P0.5. Standard Port I/Os appear contiguously after the prioritized functions have been assigned. For example, if assigned functions that take the first 3 Port I/O (P0.[2:0]), 5 Port I/O are left for analog or GPIO use.

C8051F300/1/2/3



12.2. Port I/O Initialization

Port I/O initialization consists of the following steps:

Step 1. Select the input mode (analog or digital) for all Port pins, using the Port0 Input Mode register (P0MDIN).

Step 2. Select the output mode (open-drain or push-pull) for all Port pins, using the Port0 Output Mode register (P0MDOUT).

Step 3. Set XBR0 to skip any pins selected as analog inputs or special functions.

Step 4. Assign Port pins to desired peripherals.

All Port pins must be configured as either analog or digital inputs. Any pins to be used as Comparator or ADC inputs should be configured as an analog inputs. When a pin is configured as an analog input, its weak pull-up, digital driver, and digital receiver is disabled. This process saves power and reduces noise on the analog input. Pins configured as digital inputs may still be used by analog peripherals; however this practice is not recommended.

Additionally, all analog input pins should be configured to be skipped by the Crossbar (accomplished by setting the associated bits in XBR0). Port input mode is set in the P0MDIN register, where a '1' indicates a digital input, and a '0' indicates an analog input. All pins default to digital inputs on reset. See Figure 12.9 for the P0MDIN register details.

The output driver characteristics of the I/O pins are defined using the Port0 Output Mode register P0MDOUT (see Figure 12.10). Each Port Output driver can be configured as either open drain or push-pull. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is the SMBus (SDA, SCL) pins, which are configured as open-drain regardless of the P0MDOUT settings. When the WEAKPUD bit in XBR2 is '0', a weak pull-up is enabled for all Port I/O configured as open-drain. WEAKPUD does not affect the push-pull Port I/O. Furthermore, the weak pull-up is turned off on an open-drain output that is driving a '0' to avoid unnecessary power dissipation.

Registers XBR0, XBR1 and XBR2 must be loaded with the appropriate values to select the digital I/O functions required by the design. Setting the XBARE bit in XBR2 to '1' enables the Crossbar. Until the Crossbar is enabled, the external pins remain as standard Port I/O regardless of the XBRn Register settings. For given XBRn Register settings, one can determine the I/O pin-out using the Priority Decode Table; as an alternative, the Configuration Wizard utility of the Cygnal IDE software will determine the Port I/O pin-assignments based on the XBRn Register settings.



Figure 12.5. XBR0: Port I/O Crossbar Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	XSKP6	XSKP5	XSKP4	XSKP3	XSKP2	XSKP1	XSKP0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
								0xE1				
Bit7:	UNUSED. Re	ad = 0b; Wr	ite = don't ca	are.								
Bits6-0:	XSKP[6:0]: C	rossbar Skip	Enable Bits	;								
	These bits sele	ect Port pins	to be skipped	d by the Cros	sbar Decode	r. Port pins u	sed as analo	g inputs (for				
	ADC or Com	parator) or u	sed as specia	l functions (VREF input,	external osc	illator circui	it, CNVSTR				
	input) should	be skipped b	y the Crossb	oar.								
	0: Correspond	0: Corresponding P0.n pin is not skipped by the Crossbar.										
					ar.							

Figure 12.6. XBR1: Port I/O Crossbar Register 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PC	CA0ME	CP0AOEN	CP00EN	SYSCKE	SMB0OEN	URX0EN	UTX0EN	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
			0xE2					
Bits7-6:	PCA0ME: PC							
	00: All PCA		-	ns.				
	01: CEX0 rou	-						
	10: CEX0, Cl		-					
	11: CEX0, CI			-				
Bit5:	CP0AOEN: C				nable			
	0: Asynchron			-				
	1: Asynchron		-					
Bit4:	CP0OEN: Co		1	e				
	0: CP0 unava		pin.					
	1: CP0 routed	-						
Bit3:	SYSCKE: /S	-						
	0: /SYSCLK		-					
	1:/SYSCLK	1						
Bit2:	SMB0OEN: S							
	0: SMBus I/C		-					
	1: SDA, SCL		-					
Bit1:	URX0EN: UA							
	0: UART RX		1					
	1: UART RX		-					
Bit0:	UTX0EN: UA							
	0: UART TX							
	1: UART TX	0 routed to Po	ort pin P0.4.					

C8051F300/1/2/3



Figure 12.7. XBR2: Port I/O Crossbar Register 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
WEAKP	UD XBARE	-	-	-	T1E	T0E	ECIE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xE3
Bit7:	WEAKPUD:	Port I/O Wea	k Pull-up Di	sable				
		ups enabled (-		O are config	ured as push	-pull).	
	1: Weak Pull-	ups disabled.	-		-	-	- <i>'</i>	
Bit6:	XBARE: Cro	ssbar Enable						
	0: Crossbar d	isabled.						
	1: Crossbar e	nabled.						
Bits5-3:		ead=000b. Wi	rite = don't c	are.				
Bit2:	T1E: T1 Ena							
		able at Port pi	n.					
	1: T1 routed	-						
Bit1:	TOE: TO Enal							
		able at Port pi	n.					
D .	1: T0 routed	-	· F 11					
Bit0:		Counter Inpu						
		ilable at Port	51n.					
	1: ECI routed	to Port pin.						



12.3. General Purpose Port I/O

Port pins that remain unassigned by the Crossbar and are not used by analog peripherals can be used for general purpose I/O. Port0 is accessed through a corresponding special function register (SFR) that is both byte addressable and bit addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SET, when the destination is an individual bit in a Port SFR. For these instructions, the value of the register (not the pin) is read, modified, and written back to the SFR.

Figure 12.8. P0: Port0 Register





Figure 12.9. POMDIN: Port0 Input Mode Register



C8051F300/1/2/3



Figure 12.10. P0MDOUT: Port0 Output Mode Register




Table 12.1. Port I/O DC Electrical CharacteristicsVDD = 2.7 to 3.6V, -40°C to +85°C unless otherwise specified

PARAMETERS	CONDITIONS	MIN	ТҮР	MAX	UNITS
	$I_{OH} = -3mA$, Port I/O push-pull	VDD-0.7			
Output High Voltage	$I_{OH} = -10 \mu A$, Port I/O push-pull	VDD-0.1			V
	I _{OH} = -10mA, Port I/O push-pull		VDD-0.8		
	$I_{OL} = 8.5 \text{mA}$			0.6	
Output Low Voltage	$I_{OL} = 10 \mu A$			0.1	V
	$I_{OL} = 25 mA$		1.0		
Input High Voltage		2.0			V
Input Low Voltage				0.8	V
Innet I color on Comment	Weak Pull-up Off			±1	
Input Leakage Current	Weak Pull-up On, $V_{IN} = 0 V$		25	40	μA



13. SMBUS

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus interface autonomously controlling the serial transfer of the data. Data can be transferred at up to 1/8th of the system clock if desired (this can be faster than allowed by the SMBus specification, depending on the system clock used). A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

The SMBus interface may operate as a master and/or slave, and may function on a bus with multiple masters. The SMBus provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. Three SFRs are associated with the SMBus: SMB0CF configures the SMBus; SMB0CN controls the status of the SMBus; and SMB0DAT is the data register, used for both transmitting and receiving SMBus data and slave addresses.




Figure 13.1. SMBus Block Diagram



13.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The I²C-Bus and How to Use It (including specifications), Philips Semiconductor.
- 2. The I²C-Bus Specification -- Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification -- Version 1.1, SBS Implementers Forum.

13.2. SMBus Configuration

Figure 13.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pull-up resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.




Figure 13.2. Typical SMBus Configuration



13.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7-1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 13.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.

The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 13.3 illustrates a typical SMBus transaction.




Figure 13.3. SMBus Transaction

13.3.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section "13.3.4. SCL High (SMBus Free) Timeout" on page 96). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and lose the arbitration. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. This arbitration scheme is non-destructive: one device always wins, and no data is lost.



13.3.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I²C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

13.3.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

When the SMBTOE bit in SMB0CF is set, Timer 2 is used to detect SCL low timeouts. Timer 2 is forced to reload when SCL is high, and allowed to count when SCL is low. With Timer 2 enabled and configured to overflow after 25 ms (and SMBTOE set), the Timer 2 interrupt service routine can be used to reset (disable and re-enable) the SMBus in the event of an SCL low timeout. Timer 2 configuration details can be found in Section "15.2. Timer 2" on page 129.

13.3.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that $50 \ \mu$ s, the bus is designated as free. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods. If the SMBus is waiting to generate a Master START, the START will be generated following this timeout. Note that a clock source is required for free timeout detection, even in a slave-only implementation.



13.4. Using the SMBus

The SMBus can operate in both Master and Slave modes. The interface provides timing and shifting control for serial transfers; higher level protocol is determined by user software. The SMBus interface provides the following application-independent features:

- Byte-wise serial data transfers
- Clock signal generation on SCL (Master Mode only) and SDA data synchronization
- Timeout/bus error recognition, as defined by the SMB0CF configuration register
- START/STOP timing, detection, and generation
- Bus arbitration
- Interrupt generation
- Status information

SMBus interrupts are generated for each data byte or slave address that is transferred. When transmitting, this interrupt is generated after the ACK cycle so that software may read the received ACK value; when receiving data, this interrupt is generated before the ACK cycle so that software may define the outgoing ACK value. See Section "13.5. SMBus Transfer Modes" on page 105 for more details on transmission sequences.

Interrupts are also generated to indicate the beginning of a transfer when a master (START generated), or the end of a transfer when a slave (STOP detected). Software should read the SMB0CN (SMBus Control register) to find the cause of the SMBus interrupt. The SMB0CN register is described in Section "13.4.2. SMB0CN Control Register" on page 101; Table 13.4 provides a quick SMB0CN decoding reference.

SMBus configuration options include:

- Timeout detection (SCL Low Timeout and/or Bus Free Timeout)
- SDA setup and hold time extensions
- Slave event enable/disable
- Clock source selection

These options are selected in the SMB0CF register, as described in Section "13.4.1. SMBus Configuration Register" on page 98.



13.4.1. SMBus Configuration Register

The SMBus Configuration register (SMB0CF) is used to enable the SMBus Master and/or Slave modes, select the SMBus clock source, and select the SMBus timing and timeout options. When the ENSMB bit is set, the SMBus is enabled for all master and slave events. Slave events may be disabled by setting the INH bit. With slave events inhibited, the SMBus interface will still monitor the SCL and SDA pins; however, the interface will NACK all received addresses and will not generate any slave interrupts. When the INH bit is set, all slave events will be inhibited following the next START (interrupts will continue for the duration of the current transfer).

SMBCS1	SMBCS0	SMBus Clock Source
0	0	Timer 0 Overflow
0	1	Timer 1 Overflow
1	0	Timer 2 High Byte Overflow
1	1	Timer 2 Low Byte Overflow

Table 13.1. SMBus Clock Source Selection

The SMBCS1-0 bits select the SMBus clock source, which is used only when operating as a master or when the Free Timeout detection is enabled. When operating as a master, overflows from the selected source determine the absolute minimum SCL low and high times as defined in Equation 13.1. Note that the selected clock source may be shared by other peripherals so long as the timer is left running at all times. For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer configuration is covered in Section "15. Timers" on page 121.

Equation 13.1. Minimum SCL High and Low Times

$$T_{HighMin} = T_{LowMin} = \frac{1}{f_{ClockSourceOverflow}}$$

The selected clock source should be configured to establish the minimum SCL High and Low times as per Equation 13.1. When the interface is operating as a master (and SCL is not driven or extended by any other devices on the bus), the typical SMBus bit rate is approximated by Equation 13.2.

Equation 13.2. Typical SMBus Bit Rate

$$BitRate = \frac{f_{ClockSourceOverflow}}{3}$$

Figure 13.4 shows the typical SCL generation described by Equation 13.2. Notice that T_{HIGH} is typically twice as large as T_{LOW} . The actual SCL output may vary due to other devices on the bus (SCL may be extended low by slower slave devices, or driven low by contending master devices). The bit rate when operating as a master will never exceed the limits defined by equation Equation 13.1.




Figure 13.4. Typical SMBus SCL Generation



Setting the EXTHOLD bit extends the minimum setup and hold times for the SDA line. The minimum SDA setup time defines the absolute minimum time that SDA is stable before SCL transitions from low-to-high. The minimum SDA hold time defines the absolute minimum time that the current SDA value remains stable after SCL transitions from high-to-low. EXTHOLD should be set so that the minimum setup and hold times meet the SMBus Specification requirements of 250 ns and 300 ns, respectively. Table 13.2 shows the minimum setup and hold times for the two EXTHOLD settings. Setup and hold time extensions are typically necessary when SYSCLK is above 10 MHz.

EXTHOLD	Minimum SDA Setup Time	Minimum SDA Hold Time		
	T _{low} - 4 system clocks			
0	OR	3 system clocks		
	1 system clock + s/w delay [†]			
1	11 system clocks	12 system clocks		

[†]Setup Time for ACK bit transmissions and the MSB of all data transfers. The s/w delay occurs between the time SMB0DAT or ACK is written and when SI is cleared. Note that if SI is cleared in the same write that defines the outgoing ACK value, s/w delay is zero.

With the SMBTOE bit set, Timer 2 should be configured to overflow after 25 ms in order to detect SCL low timeouts (see **Section "13.3.3. SCL Low Timeout" on page 96**). The SMBus interface will force Timer 2 to reload while SCL is high, and allow Timer 2 to count when SCL is low. The Timer 2 interrupt service routine should be used to reset SMBus communication by disabling and re-enabling the SMBus. Timer 2 configuration is described in **Section "15.2. Timer 2" on page 129**.

SMBus Free Timeout detection can be enabled by setting the SMBFTE bit. When this bit is set, the bus will be considered free if SDA and SCL remain high for more than 10 SMBus clock source periods (see Figure 13.4). When a Free Timeout is detected, the interface will respond as if a STOP was detected (an interrupt will be generated, and STO will be set).



Figure 13.5. SMB0CF: SMBus Clock/Configuration Register

R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	Reset Value
ENSME	B INH	BUSY	EXTHOLD	SMBTOE	SMBFTE	SMBCS1	SMBCS0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xC1
Bit7:	ENSMB: SM	Bus Enable						
	This bit enable	les/disables t	he SMBus in	nterface. Whe	en enabled, tl	he interface	constantly m	onitors the
	SDA and SCL pins.							
	0: SMBus interface disabled.							
DISC	1: SMBus interface enabled.							
Bit6:	INH: SMBus					•		
	When this bit	-			-	-		
	This effective 0: SMBus Sla			lave from the	e bus. Master	Mode interi	upis are not	affected.
	1: SMBus Sla							
Bit5:	BUSY: SMB							
Dito.	This bit is set	•		vhen a transfe	er is in progre	ess. It is clea	red to logic	0 when a
	STOP or free							
Bit4:	EXTHOLD:	SMBus Setu	p and Hold T	Time Extension	on Enable			
	This bit contr	ols the SDA	setup and ho	old times acc	ording to Tab	ole 13.2.		
	0: SDA Exter	nded Setup an	nd Hold Tim	es disabled.				
	1: SDA Exter	-						
Bit3:	SMBTOE: SI							
	This bit enables SCL low timeout detection. If set to logic 1, the SMBus forces Timer 2 to reload							
	while SCL is high and allows Timer 2 to count when SCL goes low. Timer 2 should be programmed							
	to generate interrupts at 25 ms, and the Timer 2 interrupt service routine should reset SMBus commu-							
Bit2:	nication. SMBFTE: SMBus Free Timeout Detection Enable							
DILZ.	When this bit				dered free if	SCL and ST	A remain hi	gh for more
	than 10 SMB	-				SCL and SL		gii ioi more
Bits1-0:	SMBCS1-SM			urce Selectio	on			
	These two bit					generate the	SMBus bit	rate. The
	selected devie					-		
				-				
	SMBCS1	SMBCS0		ock Source				
	0	0		Timer 0 Ove				
	0	1		Timer 1 Ove				
	1	0		2 High Byte				
	1	1	Timer	r 2 Low Byte	overflow			



13.4.2. SMB0CN Control Register

SMB0CN is used to control the interface and to provide status information (see Figure 13.6). The higher four bits of SMB0CN (MASTER, TXMODE, STA, and STO) form a status vector that can be used to jump to service routines. MASTER and TXMODE indicate the master/slave state and transmit/receive modes, respectively.

STA and STO indicate that a START and/or STOP has been detected or generated since the last SMBus interrupt. STA and STO are also used to generate START and STOP conditions when operating as a master. Writing a '1' to STA will cause the SMBus interface to enter Master Mode and generate a START when the bus becomes free (STA is not cleared by hardware after the START is generated). Writing a '1' to STO while in Master Mode will cause the interface to generate a STOP and end the current transfer after the next ACK cycle. If STO and STA are both set (while in Master Mode), a STOP followed by a START will be generated.

As a receiver, writing the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit indicates the value received on the last ACK cycle. ACKRQ is set each time a byte is received, indicating that an outgoing ACK value is needed. When ACKRQ is set, software should write the desired outgoing value to the ACK bit before clearing SI. A NACK will be generated if software does not write the ACK bit before clearing SI. SDA will reflect the defined ACK value immediately following a write to the ACK bit; however SCL will remain low until SI is cleared. If a received slave address is not acknowledged, further slave events will be ignored until the next START is detected.

The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condition. ARBLOST is cleared by hardware each time SI is cleared.

The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or when an arbitration is lost; see Table 13.3 for more details.

Important Note About the SI Bit: The SMBus interface is stalled while SI is set; thus SCL is held low, and the bus is stalled until software clears SI.

Table 13.3 lists all sources for hardware changes to the SMB0CN bits. Refer to Table 13.4 for SMBus status decoding using the SMB0CN register.

C8051F300/1/2/3



Figure 13.6. SMB0CN: SMBus Control Register

R	R	R/W	R/W	R	R	R/W	R/W	Reset Value	
MASTE	R TXMODE	STA	STO	ACKRQ	ARBLOST	ACK	SI	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
						(bit addressable	0 xC0	
Bit7:	Bit7: MASTER: SMBus Master/Slave Indicator								
	This read-only bit indicates when the SMBus is operating as a master.								
	0: SMBus oper	-							
	1: SMBus oper								
Bit6:	TXMODE: SM								
	This read-only			SMBus is op	erating as a tra	insmitter.			
	0: SMBus in R								
D:45.	1: SMBus in T		Mode.						
Bit5:	STA: SMBus S Write:	Start Flag.							
	0: No Start ger	perated							
	1: When opera		aster a STA	RT condition	is transmitted	if the bus	is free (If th	e hus is not	
	free, the STAR								
	ware as an acti						,	•	
	Read:	,	1		8		2		
	0: No Start or 1	repeated Sta	art detected.						
	1: Start or repe	ated Start d	etected.						
Bit4:	STO: SMBus S	Stop Flag.							
	Write:								
	0: No STOP co							1	
	1: Setting STO	-						•	
	the STOP condition is generated, hardware clears STO to logic 0. If both STA and STO are set, a STOP condition is transmitted followed by a START condition.								
	Read: 0: No Stop condition detected								
	0: No Stop condition detected. 1: Stop condition detected (if in Slave Mode) or pending (if in Master Mode).								
Bit3:	ACKRQ: SME								
	This read-only				s has received	a byte and	needs the A	CK bit to be	
	written with th					•			
Bit2:	ARBLOST: SM	MBus Arbit	ration Lost l	Indicator					
	This read-only					ion while c	perating as	a transmitter.	
	A lost arbitrati			es a bus erro	or condition.				
Bit1:	ACK: SMBus					or 1 1	.	•	
	This bit define	U	0		U			written each	
	time a byte is r				•			tod (if in	
	0: A "not ackne Receiver Mode	-	as been rece	ivea (ii in Ti	ransmitter Moc	ie) OR will	be transmit	tied (11 in	
	1: An "acknow		heen receive	ed (if in Tran	smitter Mode)	OR will be	e transmitte	l (if in	
	Receiver Mode	-		sa (11 11 11 all	Sinter Woode)			<i>*</i> (11 111	
Bit0:	SI: SMBus Inte	,							
			e under the c	onditions lis	ted in Table 13	3.3. SI must	t be cleared	by software.	
		This bit is set by hardware under the conditions listed in Table 13.3. SI must be cleared by software. While SI is set, SCL is held low and the SMBus is stalled.							



Bit	Set by Hardware When:	Cleared by Hardware When:
MASTER	• A START is generated.	• A STOP is generated.
		• Arbitration is lost.
TXMODE	START is generated.	• A START is detected.
	• SMB0DAT is written before the start of an SMBus	• Arbitration is lost.
	frame.	• SMB0DAT is not written before the star
		of an SMBus frame.
STA	• A START followed by an address byte is received.	• Must be cleared by software.
STO	• A STOP is detected while addressed as a slave.	• A pending STOP is generated.
STO	• Arbitration is lost due to a detected STOP.	
ACKRQ	• A byte has been received and an ACK response	After each ACK cycle.
	value is needed.	
	• A repeated START is detected as a MASTER when	• Each time SI is cleared.
	STA is low (unwanted repeated START).	
ARBLOST	• SCL is sensed low while attempting to generate a	
AKDLUSI	STOP or repeated START condition.	
	• SDA is sensed low while transmitting a '1'	
	(excluding ACK bits).	
ACK	The incoming ACK value is low (ACKNOWL-	• The incoming ACK value is high (NOT
ACK	EDGE).	ACKNOWLEDGE).
SI	• A START has been generated.	• Must be cleared by software.
	• Lost arbitration.	
	• A byte has been transmitted and an ACK/NACK	
	received.	
	• A byte has been received.	
	• A START or repeated START followed by a slave	
	address $+ R/W$ has been received.	
	• A STOP has been received.	

Table 13.3. Sources for Hardware Changes to SMB0CN



13.4.3. Data Register

The SMBus Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software may safely read or write to the data register when the SI flag is set. Software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag is cleared to logic 0, as the interface may be in the process of shifting a byte of data into or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data or address in SMB0DAT.




Figure 13.7. SMB0DAT: SMBus Data Register



13.5. SMBus Transfer Modes

The SMBus interface may be configured to operate as master and/or slave. At any particular time, it will be operating in one of the following four modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. The SMBus interface enters Master Mode any time a START is generated, and remains in Master Mode until it loses an arbitration or generates a STOP. An SMBus interrupt is generated at the end of all SMBus byte frames; however, note that the interrupt is generated before the ACK cycle when operating as a receiver, and after the ACK cycle when operating as a transmitter.

13.5.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 0 (WRITE). The master then transmits one or more bytes of serial data. After each byte is transmitted, an acknowledge bit is generated by the slave. The transfer is ended when the STO bit is set and a STOP is generated. Note that the interface will switch to Master Receiver Mode if SMB0DAT is not written following a Master Transmitter interrupt. Figure 13.8 shows a typical Master Transmitter sequence. Two transmit data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.




Figure 13.8. Typical Master Transmitter Sequence



13.5.2. Master Receiver Mode

Serial data is received on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 (READ). Serial data is then received from the slave on SDA while the SMBus outputs the serial clock. The slave transmits one or more bytes of serial data. After each byte is received, ACKRQ is set to '1' and an interrupt is generated. Software must write the ACK bit (SMB0CN.1) to define the outgoing acknowledge value (Note: writing a '1' to the ACK bit generates an ACK; writing a '0' generates a NACK). Software should write a '0' to the ACK bit after the last byte is received, to transmit a NACK. The interface exits Master Receiver Mode after the STO bit is set and a STOP is generated. Note that the interface will switch to Master Transmitter Mode if SMB0DAT is written while an active Master Receiver. Figure 13.9 shows a typical Master Receiver sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur **before** the ACK cycle in this mode.





Figure 13.9. Typical Master Receiver Sequence



13.5.3. Slave Receiver Mode

Serial data is received on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode when a START followed by a slave address and direction bit (WRITE in this case) is received. Upon entering Slave Receiver Mode, an interrupt is generated and the ACKRQ bit is set. Software responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the received slave address is ignored, slave interrupts will be inhibited until the next START is detected. If the received slave address is acknowledged, zero or more data bytes are received. Software must write the ACK bit after each received byte to ACK or NACK the received byte. The interface exits Slave Receiver Mode after receiving a STOP. Note that the interface will switch to Slave Transmitter Mode if SMB0DAT is written while an active Slave Receiver. Figure 13.10 shows a typical Slave Receiver sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur **before** the ACK cycle in this mode.

Figure 13.10. Typical Slave Receiver Sequence





13.5.4. Slave Transmitter Mode

Serial data is transmitted on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode (to receive the slave address) when a START followed by a slave address and direction bit (READ in this case) is received. Upon entering Slave Transmitter Mode, an interrupt is generated and the ACKRQ bit is set. Software responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the received slave address is ignored, slave interrupts will be inhibited until a START is detected. If the received slave address is acknowledged, data should be written to SMB0DAT to be transmitted. The interface enters Slave Transmitter Mode, and transmits one or more bytes of data. After each byte is transmitted, the master sends an acknowledge bit; if the acknowledge bit is an ACK, SMB0DAT should be written to before SI is cleared (Note: an error condition may be generated if SMB0DAT is written following a received NACK while in Slave Transmitter Mode). The interface exits Slave Transmitter Mode after receiving a STOP. Note that the interface will switch to Slave Receiver Mode if SMB0DAT is not written following a Slave Transmitter interrupt. Figure 13.11 shows a typical Slave Transmitter sequence. Two transmitted data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.




Figure 13.11. Typical Slave Transmitter Sequence



13.6. SMBus Status Decoding

The current SMBus status can be easily decoded using the SMB0CN register. In the table below, STATUS VECTOR refers to the four upper bits of SMB0CN: MASTER, TXMODE, STA, and STO. Note that the shown response options are only the typical responses; application-specific procedures are allowed as long as they conform with the SMBus specification. Highlighted responses are allowed but do not conform to the SMBus specification.

	VALU	JES	REA	D					
MODE	STATUS VECTOR VECTOR ACKRO ACKRO <		TYPICAL RESPONSE OPTIONS	V LS	OLS	ACK			
	1110	0	0	Х	A master START was generated.	Load slave address + R/W into SMB0DAT.	0	0	х
R		0	0	0	A master data or address byte was	Set STA to restart transfer.	1	0	Х
ITT		Ŭ	Ŭ	Ŭ	transmitted; NACK received.	Abort transfer.	0	1	X
IWSN						Load next data byte into SMB0DAT	0	0 X 0 X 1 X 0 X 1 X 1 X 1 X 1 X 0 X 1 X 0 X 0 X 0 X 0 X 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 0 0 0	Х
IRA	1100					End transfer with STOP	0	1	X
MASTER TRANSMITTER 11	1100	0	0	1	A master data or address byte was transmitted; ACK received.	End transfer with STOP and start another transfer.	1	1	х
IAS						Send repeated START	1	0	Х
M						Switch to Master Receiver Mode (clear SI without writ- ing new data to SMB0DAT).	0	0 0 2	
						Acknowledge received byte; Read SMB0DAT.	0	0 1	
						Send NACK to indicate last byte, and send STOP.	0	1	0
ER						Send NACK to indicate last byte, and send STOP followed by START.	1	1	0
ECEIV					A master data byte was received;	Send ACK followed by repeated START.	1	0	1
MASTER RECEIVER	1000	1	0	Х	ACK requested.	Send NACK to indicate last byte, and send repeated START.	1	0	0
MAS						Send ACK and switch to Mas- ter Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	1
						Send NACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	0

Table 13.4. SMBus Status Decoding





Table 13.4.	SMBus	Status	Decoding
-------------	--------------	--------	----------

F	VALU	JES	REA	D				ALUI RITT	
MODE	STATUS VECTOR	ACKRQ	ARBLOST	ACK	CURRENT SMBUS STATE	TYPICAL RESPONSE OPTIONS	STA	OLS	ACK
rter		0	0	0	A slave byte was transmitted; NACK received.	No action required (expecting STOP condition).	0	0	Х
NSMI ^T	0100	0	0	1	A slave byte was transmitted; ACK received.	Load SMB0DAT with next data byte to transmit.	0	0	X
SLAVE TRANSMITTER		0	1	X	A Slave byte was transmitted; error detected.	No action required (expecting Master to end transfer).	0	0	Х
SLAVI	0101	0	X	X	A STOP was detected while an addressed Slave Transmitter.	No action required (transfer complete).	0	0	х
					A share a different succession di A.C.K.	Acknowledge received address.	0	0	1
		1	0	Х	A slave address was received; ACK requested.	Do not acknowledge received address.	0	0	0
					1	Acknowledge received address.	0	0	1
	0010	1	1	X	Lost arbitration as master; slave	Do not acknowledge received address.	0	0	0
~		1	1		address received; ACK requested.	Reschedule failed transfer; do not acknowledge received address	1	0	0
VEF	0010	0	1	Х	Lost arbitration while attempting a	Abort failed transfer.	0	0	Х
CEL	0010	U	1	Λ	repeated START.	Reschedule failed transfer.	1	0	Х
SLAVE RECEIVER		1	1	X	Lost arbitration while attempting a STOP.	No action required (transfer complete/aborted).	0	0	0
SLAV	0001	0	0	X	A STOP was detected while an addressed slave receiver.	No action required (transfer complete).	0	0	Х
		0	1	Х	Lost arbitration due to a detected	Abort transfer.	0	0	X
			1		STOP.	Reschedule failed transfer.	1	0	Х
		1	0	x	A slave byte was received; ACK	Acknowledge received byte; Read SMB0DAT.	0	0	1
	0000	1		Λ	requested.	Do not acknowledge received byte.	0	0	0
		1	1	Х	Lost arbitration while transmitting a	Abort failed transfer.	0	0	0
			1	~	data byte as master.	Reschedule failed transfer.	1	0	0



14. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "14.1. Enhanced Baud Rate Generation" on page 112). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Reading SBUF0 accesses the buffered Receive register; writing SBUF0 accesses the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).




Figure 14.1. UARTO Block Diagram

C8051F300/1/2/3



14.1. Enhanced Baud Rate Generation

The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 14.2), which is not user-accessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.




Figure 14.2. UARTO Baud Rate Logic

Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "15.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 123). The Timer 1 reload value should be set so that overflows will occur at two times the desired UART baud rate frequency. Note that Timer 1 may be clocked by one of five sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, or the external oscillator clock / 8. For any given Timer 1 clock source, the UART0 baud rate is determined by Equation 14.1.

Equation 14.1. UARTO Baud Rate

$$UartBaudRate = \frac{T1_{CLK}}{(256 - T1H)} \times \frac{1}{2}$$


Where TI_{CLK} is the frequency of the clock supplied to Timer 1, and TIH is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in Section "15.2. Timer 2" on page 129. A quick reference for typical baud rates and system clock frequencies is given in Tables 14.1 through 14.6. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1 (see Section "15.1. Timer 0 and Timer 1" on page 121 for more detials).

CYGNAL

14.2. Operational Modes

UART0 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S0MODE bit (SCON0.7). Typical UART connection options are shown below.

Figure 14.3. UART Interconnect Diagram



14.2.1. 8-Bit UART

BIT SAMPLING

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX pin and received at the RX pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when software writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if MCE0 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF0 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 is set.

MARK START D0 D1 D2 D3 D4 D5 D6 D7 STOP SPACE BIT IMES A A A A A A A A A A

Figure 14.4. 8-Bit UART Timing Diagram

C8051F300/1/2/3



14.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to '1'. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to '1'. If the above conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set to '1'. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to '1'.




Figure 14.5. 9-Bit UART Timing Diagram





14.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE0 bit (SCON.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic one (RB80 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE0 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE0 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave resets its MCE0 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).





C8051F300/1/2/3



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
OMODE	-	MCE0	REN0	TB80	RB80	TI0	RIO	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres				
						(bit addressable)) 0x98				
7: \$	S0MODE: Se	rial Port 0 O	peration Mo	de.								
-	This bit select	ts the UART	0 Operation	Mode.								
(0: Mode 0: 8-bit UART with Variable Baud Rate											
	1: Mode 1: 9-bit UART with Variable Baud Rate											
	UNUSED. Re	ead = 1b. Wr	ite = don't c	are.								
	MCE0: Multi	•										
	The function		1	n the Serial F	ort 0 Operat	ion Mode.						
1	Mode 0: Chec											
		ogic level of										
				if stop bit is l	ogic level 1.							
]	Mode 1: Mult											
		ogic level of										
			an interrupt	is generated	only when th	e ninth bit is	logic 1.					
	REN0: Receiv											
	This bit enabl			ceiver.								
	0: UART0 rec											
	1: UART0 rec											
	TB80: Ninth											
	The logic leve						oit UART M	ode. It is no				
	used in 8-bit U		. Set or cle	ared by softw	are as requir	red.						
	RB80: Ninth						0.1 0.1					
	RB80 is assig	ned the valu	e of the STC	P bit in Mod	e 0; it is assi	gned the val	ue of the 9th	data bit in				
	Mode 1.											
	TIO: Transmit	-	0	1 /	· 11 TT		1 0/1 1 1/1	0.1.4.114.0				
	Set by hardwa				•							
	Mode, or at the											
	enabled, settin			to vector to	the UARIO	interrupt sei	rvice routine	. I his bit				
	must be cleare	•	•									
	RI0: Receive Set to '1' by h			data haa haa	manaired her		t at the STO	D hit com				
	pling time). W											
	the UART0 in											
ı		nerrupt servi	ce routille. I	ms on must		ianuany by s	onwale.					
		-										

Figure 14.7. SCON0: Serial Port 0 Control Register



Figure 14.8. SBUF0: Serial (UART0) Port Data Buffer Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x99
Bits7-0:	SBUF0[7:0]: This SFR acco written to SBU byte to SBUF0 latch.	esses two re JF0, it goes	gisters; a trar to the transn	nsmit shift re nit shift regis	gister and a ster and is he	ld for serial t	transmissio	



Table 14.1. Timer Settings for Standard Baud Rates Using The Internal Oscillator

			Freq	uency: 24.5 I	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)
	230400	-0.32%	106	SYSCLK	XX	1	0xCB
L	115200	-0.32%	212	SYSCLK	XX	1	0x96
from Osc.	57600	0.15%	426	SYSCLK	XX	1	0x2B
	28800	-0.32%	848	SYSCLK / 4	01	0	0x96
SYSCLK Internal	14400	0.15%	1704	SYSCLK / 12	00	0	0xB9
SYS Inte	9600	-0.32%	2544	SYSCLK / 12	00	0	0x96
∞	2400	-0.32%	10176	SYSCLK / 48	10	0	0x96
	1200	0.15%	20448	SYSCLK / 48	10	0	0x2B

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 15.1.

Table 14.2. Timer Settings for Standard Baud Rates Using an External Oscillator

	Frequency: 25.0 MHz											
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)					
	230400	-0.47%	108	SYSCLK	XX	1	0xCA					
с.	115200	0.45%	218	SYSCLK	XX	1	0x93					
from Osc.	57600	-0.01%	434	SYSCLK	XX	1	0x27					
	28800	0.45%	872	SYSCLK/4	01	0	0x93					
	14400	-0.01%	1736	SYSCLK/4	01	0	0x27					
SYSCLK External	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D					
S –	2400	0.45%	10464	SYSCLK / 48	10	0	0x93					
	1200	-0.01%	20832	SYSCLK / 48	10	0	0x27					
E .:	57600	-0.47%	432	EXTCLK / 8	11	0	0xE5					
from Osc.	28800	-0.47%	864	EXTCLK / 8	11	0	0xCA					
	14400	0.45%	1744	EXTCLK / 8	11	0	0x93					
SYSCLK Internal	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D					

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 15.1.



			Freque	ency: 22.1184	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)
	230400	0.00%	96	SYSCLK	XX	1	0xD0
я.	115200	0.00%	192	SYSCLK	XX	1	0xA0
from Osc.	57600	0.00%	384	SYSCLK	XX	1	0x40
	28800	0.00%	768	SYSCLK / 12	00	0	0xE0
YSCLK External	14400	0.00%	1536	SYSCLK / 12	00	0	0xC0
SYS(Exte	9600	0.00%	2304	SYSCLK / 12	00	0	0xA0
S –	2400	0.00%	9216	SYSCLK / 48	10	0	0xA0
	1200	0.00%	18432	SYSCLK / 48	10	0	0x40
U	230400	0.00%	96	EXTCLK / 8	11	0	0xFA
from Osc.	115200	0.00%	192	EXTCLK / 8	11	0	0xF4
$ \cup \cup $	57600	0.00%	384	EXTCLK / 8	11	0	0xE8
CL	28800	0.00%	768	EXTCLK / 8	11	0	0xD0
SYSCLK Internal	14400	0.00%	1536	EXTCLK / 8	11	0	0xA0
\mathbf{N}	9600	0.00%	2304	EXTCLK / 8	11	0	0x70

Table 14.3. Timer Settings for Standard Baud Rates Using an External Oscillator

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 15.1.

			Frequ	ency: 18.432	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M[†]	Timer 1 Reload Value (hex)
	230400	0.00%	80	SYSCLK	XX	1	0xD8
g .	115200	0.00%	160	SYSCLK	XX	1	0xB0
from Osc.	57600	0.00%	320	SYSCLK	XX	1	0x60
	28800	0.00%	640	SYSCLK / 4	01	0	0xB0
	14400	0.00%	1280	SYSCLK / 4	01	0	0x60
SYSCLK External	9600	0.00%	1920	SYSCLK / 12	00	0	0xB0
S –	2400	0.00%	7680	SYSCLK / 48	10	0	0xB0
	1200	0.00%	15360	SYSCLK / 48	10	0	0x60
U	230400	0.00%	80	EXTCLK / 8	11	0	0xFB
from Osc.	115200	0.00%	160	EXTCLK / 8	11	0	0xF6
	57600	0.00%	320	EXTCLK / 8	11	0	0xEC
YSCLK Internal	28800	0.00%	640	EXTCLK / 8	11	0	0xD8
SYS Inte	14400	0.00%	1280	EXTCLK / 8	11	0	0xB0
\mathbf{v}	9600	0.00%	1920	EXTCLK / 8	11	0	0x88

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 15.1.



			Freque	ency: 11.0592	2 MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)
	230400	0.00%	48	SYSCLK	XX	1	0xE8
я.	115200	0.00%	96	SYSCLK	XX	1	0xD0
from Osc.	57600	0.00%	192	SYSCLK	XX	1	0xA0
f O	28800	0.00%	384	SYSCLK	XX	1	0x40
CL	14400	0.00%	768	SYSCLK / 12	00	0	0xE0
SYSCLK External	9600	0.00%	1152	SYSCLK / 12	00	0	0xD0
E S	2400	0.00%	4608	SYSCLK / 12	00	0	0x40
	1200	0.00%	9216	SYSCLK / 48	10	0	0xA0
L	230400	0.00%	48	EXTCLK / 8	11	0	0xFD
from Osc.	115200	0.00%	96	EXTCLK / 8	11	0	0xFA
$\Xi \circ$	57600	0.00%	192	EXTCLK / 8	11	0	0xF4
CL	28800	0.00%	384	EXTCLK / 8	11	0	0xE8
SYSCLk Internal	14400	0.00%	768	EXTCLK / 8	11	0	0xD0
\mathbf{S}	9600	0.00%	1152	EXTCLK / 8	11	0	0xB8

Table 14.5. Timer Settings for Standard Baud Rates Using an External Oscillator

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 15.1.

	Frequency: 3.6864 MHz									
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)			
	230400	0.00%	16	SYSCLK	XX	1	0xF8			
я.	115200	0.00%	32	SYSCLK	XX	1	0xF0			
from Osc.	57600	0.00%	64	SYSCLK	XX	1	0xE0			
	28800	0.00%	128	SYSCLK	XX	1	0xC0			
SYSCLK External	14400	0.00%	256	SYSCLK	XX	1	0x80			
'YS Ext	9600	0.00%	384	SYSCLK	XX	1	0x40			
\sim –	2400	0.00%	1536	SYSCLK / 12	00	0	0xC0			
	1200	0.00%	3072	SYSCLK / 12	00	0	0x80			
u	230400	0.00%	16	EXTCLK / 8	11	0	0xFF			
from Osc.	115200	0.00%	32	EXTCLK / 8	11	0	0xFE			
	57600	0.00%	64	EXTCLK / 8	11	0	0xFC			
	28800	0.00%	128	EXTCLK / 8	11	0	0xF8			
SYSCLK Internal	14400	0.00%	256	EXTCLK / 8	11	0	0xF0			
\mathbf{v}	9600	0.00%	384	EXTCLK / 8	11	0	0xE8			

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 15.1.



15. TIMERS

Each MCU includes 3 counter/timers: two are 16-bit counter/timers compatible with those found in the standard 8051, and one is a 16-bit auto-reload timer for use with the ADC, SMBus, or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 offers 16-bit and split 8-bit timer functionality with auto-reload.

Timer 0 and Timer 1 Modes:	Timer 2 Modes:		
13-bit counter/timer	16-bit timer with auto-reload		
16-bit counter/timer	10-on unier with auto-reload		
8-bit counter/timer with auto-reload	Two 8-bit timers with auto-reload		
Two 8-bit counter/timers (Timer 0 only)	1 wo o-on timers with auto-reload		

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M-T0M) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock from which Timer 0 and/or Timer 1 may be clocked (See Figure 15.6 for pre-scaled clock selection).

Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin. Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is properly sampled.

15.1. Timer 0 and Timer 1

Each timer is implemented as 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate their status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "8.3.5. Interrupt Register Descriptions" on page 61); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section 8.3.5). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1-T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently. Each operating mode is described below.

15.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4-TL0.0. The three upper bits of TL0 (TL0.7-TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "12.1. Priority Crossbar Decoder" on page 86 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see Figure 15.6).

C8051F300/1/2/3



Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal /INT0 is active as defined by bit IN0PL in register INT01CF (see Figure 8.13). Setting GATE0 to '1' allows the timer to be controlled by the external input signal /INT0 (see Section "8.3.5. Interrupt Register Descriptions" on page 61), facilitating pulse width measurements.

TR0	GATE0	/INT0	Counter/Timer
0	Х	Х	Disabled
1	0	Х	Enabled
1	1	0	Disabled
1	1	1	Enabled

X = Don't Care

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal /INT1 is used with Timer 1; the /INT1 polarity is defined by bit IN1PL in register INT01CF (see Figure 8.13).




Figure 15.1. T0 Mode 0 Block Diagram

15.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.



15.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is active as defined by bit IN0PL in register INT01CF (see Section "8.3.2. External Interrupts" on page 59 for details on the external input signals /INT0 and /INT1).




Figure 15.2. T0 Mode 2 Block Diagram

C8051F300/1/2/3



15.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.




Figure 15.3. T0 Mode 3 Block Diagram



Figure 15.4. TCON: Timer Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
						(bit addressabl	e) 0x88			
Bit7:	TF1: Timer 1			T 1 · A	1 1	11 0					
	Set by hardwa						are but is a	utomatically			
	cleared when 0: No Timer 1			imer i interi	upt service ro	outine.					
	1: Timer 1 has										
Bit6:	TR1: Timer 1										
Dito.	0: Timer 1 dis										
	1: Timer 1 ena										
Bit5:	TF0: Timer 0		ag.								
	Set by hardwa		-	ws. This flag	g can be clear	red by softw	are but is a	utomatically			
	cleared when	the CPU vec	tors to the T	imer 0 interr	upt service re	outine.		-			
	0: No Timer 0	overflow de	etected.								
	1: Timer 0 has										
Bit4:	TR0: Timer 0		l.								
	0: Timer 0 dis										
D'/2	1: Timer 0 ena										
Bit3:	IE1: External	1	a wihan an a	daa/lawal af	time defined	her IT1 in da	tastad It s	an ha alaanad			
	This flag is set by software bu	•		-	• •	•					
	routine if IT1		•				-				
	in register INT					1 1 15 detive	as aerinea	by blt intil L			
Bit2:	IT1: Interrupt		-								
	-	• •		/INT1 inter	rupt will be e	dge or level	sensitive.	/INT1 is con-			
	This bit selects whether the configured /INT1 interrupt will be edge or level sensitive. /INT1 is con- figured active low or high by the IN1PL bit in the IT01CF register (see Figure 8.13).										
	0: /INT1 is lev				-						
	1: /INT1 is ed										
Bit1:	IE0: External										
	This flag is set by hardware when an edge/level of type defined by IT0 is detected. It can be cleared										
	by software but is automatically cleared when the CPU vectors to the External Interrupt 0 service										
	routine if $IT0 = 1$. When $IT0 = 0$, this flag is set to '1' when /INT0 is active as defined by bit IN0PL in register INT01CF (see Figure 8.13).										
D:40.	In register IN I ITO: Interrupt										
Bit0:	This bit select	• 1		/INTO inter	runt will be a	daa or laval	consitivo	/INITO is con			
	figured active		0		1	U					
	0: /INT0 is lev			E on in regi		(see 1 igure (
	1: /INT0 is ed										
		J 30									

C8051F300/1/2/3



Figure 15.5. TMOD: Timer Mode Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0x89
Bit7:	GATE1: Tin	ner 1 Gate (Control.					
	0: Timer 1 e	nabled whe	n TR1 = 1 irres	spective of /I	NT1 logic le	evel.		
	1: Timer 1 e	nabled only	when $TR1 = 1$	AND /INT1	is active as	defined by b	it IN1PL in	register
	INT01CF (s							
Bit6:	C/T1: Count							
			er 1 incremente					
D1. # 4			mer 1 increme	nted by high-	to-low trans	itions on exte	ernal input	pin (T1).
Bits5-4:			Mode Select.	1				
	These bits se	elect the 11	mer 1 operatior	n mode.				
	T1M1	T1M0	Mode					
	0	0		0: 13-bit cou				
	0	1		1: 16-bit cou				
	1	0	Mode 2: 8-bit			eload		
	1	1	Mod	e 3: Timer 1 i	nactive			
Bit3:	GATE0: Tin			(* C/T		1		
			n TR0 = 1 irres					
	I: Timer 0 e INT01CF (s		when $TR0 = 1$	I AND /IN IU	is active as	defined by b	IT INOPL II	register
Bit2:	C/T0: Count	0	/					
DILZ.			er 0 incremente	ed by clock d	efined by T(OM bit (CKC	ON 3)	
			mer 0 incremen					oin (T0).
Bits1-0:			Mode Select.	, ,			1	
	These bits se	elect the Tin	mer 0 operatior	n mode.				
	T0M1	T0M0	Mode					
	0	0	Mode	0: 13-bit cour	nter/timer			
	0	1	Mode	1: 16-bit cour	nter/timer			
	1	0	Mode 2: 8-bit	counter/timer	with auto-r	eload		



Figure 15.6. CKCON: Clock Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	T2MH	T2ML	T1M	T0M	-	SCA1	SCA0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
	0x8E											
Bit7:	UNUSED. Read = 0b, Write = don't care.											
Bit6:	T2MH: Time	er 2 High Byt	e Clock Sele	ect								
	This bit selec	ets the clock s	upplied to th	e Timer 2 hig	h byte if Tin	ner 2 is confi	gured in spl	it 8-bit timer				
	mode. T2MF											
	0: Timer 2 hi				F2XCLK bit	in TMR2CN	١.					
		igh byte uses	•									
Bit5:	T2ML: Time	•										
	This bit selec		* *			igured in spl	it 8-bit time	er mode, this				
	bit selects the	11										
	0: Timer 2 lo	•		•	2XCLK bit	in IMR2CN	•					
Bit4:	T1M: Timer 2 IC	w byte uses	•	OCK.								
D114.	This select th			o Timer 1 T	M is ignored	d when C/T1	is set to lo	nic 1				
	0: Timer 1 us						15 501 10 10	gie I.				
		ses the system	•	le preseule of	, 50111 50							
Bit3:	T0M: Timer	•										
	This bit selec	cts the clock	source suppli	ied to Timer	0. T0M is igi	nored when (C/T0 is set t	o logic 1.				
	0: Counter/T	imer 0 uses t	he clock defi	ned by the pi	escale bits, S	SCA1-SCA0		-				
	1: Counter/T	imer 0 uses t	he system clo	ock.								
Bit2:	UNUSED. R	$ead = 0b, W_1$	rite = don't c	are.								
Bits1-0:	SCA1-SCA0											
	These bits co		ision of the c	lock supplied	to Timer 0	and/or Timer	1 if config	ured to use				
	prescaled clo	ock inputs.										
	SCA1	SCA0 Pr	escaled Cloo	alz								
	0	0		ock divided b	12							
			•	ock divided b								
	0	1 0	•	ock divided b	•							
		1	•	lock divided								
	1	1	External cl	lock aivided	by ð							

C8051F300/1/2/3



Figure 15.7. TL0: Timer 0 Low Byte




Figure 15.8. TL1: Timer 1 Low Byte




Figure 15.9. TH0: Timer 0 High Byte





Figure 15.10. TH1: Timer 1 High Byte





15.2. Timer 2

Timer 2 is a 16-bit timer formed by two 8-bit SFRs: TL2 (low byte) and TH2 (high byte). Timer 2 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T2SPLIT bit (TMR2CN.3) defines the Timer 2 operation mode.

Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 2 (and/or the PCA) is clocked by an external precision oscillator.

15.2.1. 16-bit Timer with Auto-Reload

When T2SPLIT (TMR2CN.3) is zero, Timer 2 operates as a 16-bit timer with auto-reload. Timer 2 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 2 reload registers (TMR2RLH and TMR2RLL) is loaded into the Timer 2 register as shown in Figure 15.11, and the Timer 2 High Byte Overflow Flag (TMR2CN.7) is set. If Timer 2 interrupts are enabled (if IE.5 is set), an interrupt will be generated on each Timer 2 overflow. Additionally, if Timer 2 interrupts are enabled and the TF2LEN bit is set (TMR2CN.5), an interrupt will be generated each time the lower 8 bits (TL2) overflow from 0xFF to 0x000.




Figure 15.11. Timer 2 16-Bit Mode Block Diagram

C8051F300/1/2/3



15.2.2. 8-bit Timers with Auto-Reload

When T2SPLIT is set, Timer 2 operates as two 8-bit timers (TH2 and TL2). Both 8-bit timers operate in auto-reload mode as shown in Figure 15.12. TMR2RLL holds the reload value for TL2; TMR2RLH holds the reload value for TH2. The TR2 bit in TMR2CN handles the run control TH2. TL2 is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 2 Clock Select bits (T2MH and T2ML in CKCON) select either SYSCLK or the clock defined by the Timer 2 External Clock Select bit (T2XCLK in TMR2CN), as follows:

T2MH	T2XCLK	TH2 Clock Source				
0	0	SYSCLK / 12				
0	1	External Clock / 8				
1	Х	SYSCLK				

T2ML	T2XCLK	TL2 Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

The TF2H bit is set when TH2 overflows from 0xFF to 0x00; the TF2L bit is set when TL2 overflows from 0xFF to 0x00. When Timer 2 interrupts are enabled (IE.5), an interrupt is generated each time TH2 overflows. If Timer 2 interrupts are enabled and TF2LEN (TMR2CN.5) is set, an interrupt is generated each time either TL2 or TH2 overflows. When TF2LEN is enabled, software must check the TF2H and TF2L flags to determine the source of the Timer 2 interrupt. The TF2H and TF2L interrupt flags are not cleared by hardware and must be manually cleared by software.








Figure 15.13. TMR2CN: Timer 2 Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
TF2H	TF2L	TF2LEN	-	T2SPLIT	TR2	-	T2XCLK	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
								0xC8				
Bit7:	TF2H: Timer 2 High Byte Overflow Flag											
	Set by hardware when the Timer 2 high byte overflows from 0xFF to 0x00. In 16 bit mode, this will											
	occur when T											
	ting this bit ca				-	ervice routin	e. TF2H is n	ot automati-				
D'/(cally cleared	•		•	oftware.							
Bit6:	TF2L: Timer Set by hardwa				wa fram Oul	$EE to 0 = 000^{-1}$	When this his	tis sat an				
	interrupt will							· · · · · · · · · · · · · · · · · · ·				
	the low byte											
	ware.		urure55 01 ti			15 1101 uutoi	nutionity elec	area by hara				
Bit5:	TF2LEN: Tin	ner 2 Low By	te Interrupt	Enable.								
	This bit enabl				ots. If TF2Ll	EN is set and	d Timer 2 int	errupts are				
	enabled, an ir											
	cleared when											
	0: Timer 2 Lo											
51.4	1: Timer 2 Lo	•	1									
Bit4: Bit3:	UNUSED. R			are.								
BII3:	T2SPLIT: Tir When this bit			na two 8 hit ti	more with a	uto reland						
	0: Timer 2 op		-		mers with a	uto-1010au.						
	1: Timer 2 op											
Bit2:	TR2: Timer 2											
	This bit enabl	les/disables T	imer 2. In 8	-bit mode, th	s bit enables	s/disables T	H2 only; TL2	2 is always				
	enabled in thi											
	0: Timer 2 dis											
	1: Timer 2 en											
Bit1:	UNUSED. R											
Bit0:	T2XCLK: Tin) If Time on C) ia in 9 hite	mada this his	a al a ata tha				
	This bit selec external oscil											
	and T2ML in			•				,				
	clock for eith	-	. Si ij may s		201001 001W		eroen un	a me system				
	0: Timer 2 ex		election is t	he system clo	ock divided b	oy 12.						
	1: Timer 2 ex											

C8051F300/1/2/3



Figure 15.14. TMR2RLL: Timer 2 Reload Register Low Byte




Figure 15.15. TMR2RLH: Timer 2 Reload Register High Byte




Figure 15.16. TMR2L: Timer 2 Low Byte





Figure 15.17. TMR2H Timer 2 High Byte





16. PROGRAMMABLE COUNTER ARRAY

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and three 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "12.1. Priority Crossbar Decoder" on page 86 for details on configuring the Crossbar). The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each mode is described in Section "16.2. Capture/ Compare Modules" on page 135). The external oscillator clock option is ideal for real-time clock (RTC) functionality, allowing the PCA to be clocked by a precision external oscillator while the internal oscillator drives the system clock. The PCA is configured and controlled through the system controller's Special Function Registers. The basic PCA block diagram is shown in Figure 16.1.




Figure 16.1. PCA Block Diagram

C8051F300/1/2/3




16.1. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter. Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 16.1.

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

	Table 10.1.1 CA Timebase Input Options							
CPS2	CPS1	CPS0	Timebase					
0	0	0	System clock divided by 12					
0	0	1	System clock divided by 4					
0	1	0	Timer 0 overflow					
0	1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)					
1	0	0	System clock					
1	0	1	External oscillator source divided by 8					

Figure 16.2. PCA Counter/Timer Block Diagram





16.2. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.


Table 16.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit (EIE1.3) to logic 1. See Figure 16.3 for details on the PCA interrupt configuration.

PWM16	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	Operation Mode
Х	Х	1	0	0	0	0	Х	Capture triggered by positive edge on CEXn
Х	Х	0	1	0	0	0	Х	Capture triggered by negative edge on CEXn
Х	Х	1	1	0	0	0	Х	Capture triggered by transition on CEXn
Х	1	0	0	1	0	0	Х	Software Timer
Х	1	0	0	1	1	0	Х	High Speed Output
Х	1	0	0	Х	1	1	Х	Frequency Output
0	1	0	0	Х	0	1	Х	8-Bit Pulse Width Modulator
1	1	0	0	Х	0	1	Х	16-Bit Pulse Width Modulator

 Table 16.2. PCA0CPM Register Settings for PCA Capture/Compare Modules

X = Don't Care






C8051F300/1/2/3



16.2.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes the PCA to capture the value of the PCA counter/timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. If both CAPPn and CAPNn bits are set to logic 1, then the state of the Port pin associated with CEXn can be read directly to determine whether a rising-edge or falling-edge caused the capture.







16.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA counter/timer value is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 16.5. PCA Software Timer Mode Diagram

```
C8051F300/1/2/3
```



16.2.3. High Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 16.6. PCA High Speed Output Mode Diagram




16.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 16.1.

Equation 16.1. Square Wave Frequency Output

$$F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Where F_{PCA} is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Note that enabling module match (CCFn) interrupts in this mode will generate interrupts at rate of $2*F_{CEXn}$. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.





C8051F300/1/2/3



16.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 16.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 16.2.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

Equation 16.2. 8-Bit PWM Duty Cycle

$$DutyCycle = \frac{(256 - PCA0CPHn)}{256}$$

Using Equation 16.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.




Figure 16.8. PCA 8-Bit PWM Mode Diagram



16.2.6. 16-Bit Pulse Width Modulator Mode

A PCA module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. The duty cycle for 16-Bit PWM Mode is given by Equation 16.3.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

Equation 16.3. 16-Bit PWM Duty Cycle

 $DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$

Using Equation 16.3, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.




Figure 16.9. PCA 16-Bit PWM Mode

C8051F300/1/2/3



16.3. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 2. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH2) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE bit set in the PCA0MD register, module 2 operates as a watchdog timer (WDT). The module 2 high byte is compared to the PCA counter high byte; the module 2 low byte holds the offset to be used when WDT updates are performed. **The Watchdog Timer is enabled on reset.**


16.3.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2-CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 2 is forced into software timer mode.
- Writes to the module 2 mode register (PCA0CPM2) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH2 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH2. Upon a PCA0CPH2 write, PCA0H plus the offset held in PCA0CPL2 is loaded into PCA0CPH2 (See Figure 16.10).

Figure 16.10. PCA Module 2 with Watchdog Timer Enabled





Note that the 8-bit offset held in PCA0CPH2 is compared to the upper byte of the 16-bit PCA counter. This offset value is the number of PCA0L overflows before a reset. Up to 256 PCA clocks may pass before the first PCA0L overflow occurs, depending on the value of the PCA0L when the update is performed. The total offset is then given (in PCA clocks) by Equation 16.4, where PCA0L is the value of the PCA0L register at the time of the update.

Equation 16.4. Watchdog Timer Offset in PCA Clocks

 $Offset = (256 \times PCA0CPL2) + (256 - PCA0L)$

The WDT reset is generated when PCA0L overflows while there is a match between PCA0CPH2 and PCA0H. Software may force a WDT reset by writing a '1' to the CCF2 flag (PCA0CN.2) while the WDT is enabled.

16.3.2. Watchdog Timer Usage

To configure the WDT, perform the following tasks:

- Disable the WDT by writing a '0' to the WDTE bit.
- Select the desired PCA clock source (with the CPS2-CPS0 bits).
- Load PCA0CPL2 with the desired WDT update offset value.
- Configure the PCA Idle mode (set CIDL if the WDT should be suspended while the CPU is in Idle mode).
- Enable the WDT by setting the WDTE bit to '1'.

The PCA clock source and Idle mode select cannot be changed while the WDT is enabled. The watchdog timer is enabled by setting the WDTE or WDLCK bits in the PCA0MD register. When WDLCK is set, the WDT cannot be disabled until the next system reset. If WDLCK is not set, the WDT is disabled by clearing the WDTE bit.

The WDT is enabled following any reset. The PCA0 counter clock defaults to the system clock divided by 12, PCA0L defaults to 0x00, and PCA0CPL2 defaults to 0x00. Using Equation 16.4, this results in a WDT timeout interval of 256 system clock cycles. Table 16.3 lists some example timeout intervals for typical system clocks.

System Clock (Hz)	PCA0CPL2	Timeout Interval (ms)
24,500,000	255	2.6645
24,500,000	128	1.3375
24,500,000	32	0.3344
18,432,000	255	3.5417
18,432,000	128	1.7778
18,432,000	32	0.4444
11,059,200	255	5.9028
11,059,200	128	2.9630
11,059,200	32	0.7407
3,686,400	255	17.7083
3,686,400	128	8.8889
3,686,400	32	2.2222
32,000	255	2040.0
32,000	128	1024.0
32,000	32	256.0

Table 16.3. Watchdog Timer Timeout Intervals



16.4. Register Descriptions for PCA

Following are detailed descriptions of the special function registers related to the operation of the PCA.

Figure 16.11. PCA0CN: PCA Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
CF	CR	-	-	-	CCF2	CCF1	CCF0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
						((bit addressable)	0xD8			
Bit7:	CF: PCA Cou Set by hardwa Counter/Time PCA interrupt	re when the r Overflow (PCA Count CF) interrup	er/Timer ove ot is enabled,	setting this b	oit causes the	e CPU to vec	tor to the			
Bit6:	by software. CR: PCA Counter/Timer Run Control. This bit enables/disables the PCA Counter/Timer. 0: PCA Counter/Timer disabled. 1: PCA Counter/Timer enabled.										
Bits5-3:	UNUSED. Re	ad = 000b, V	Vrite = don't	care.							
Bit2:	CCF2: PCA M This bit is set ting this bit ca cally cleared b	fodule 2 Cap by hardware uses the CP	oture/Compa when a mat U to vector t	are Flag. The or capture to the PCA in	terrupt servi		-				
Bit1:	CCF1: PCA M This bit is set ting this bit ca cally cleared b	fodule 1 Cap by hardware uses the CP	oture/Compa when a mat U to vector t	are Flag. The or capture to the PCA in	e occurs. Wh terrupt servi						
Bit0:	CCF0: PCA M This bit is set ting this bit ca cally cleared b	fodule 0 Cap by hardware uses the CP	oture/Compa when a mat U to vector t	are Flag. The or capture to the PCA in	e occurs. Wh terrupt servi		-				



Figure 16.12. PCA0MD: PCA Mode Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
CIDL	WDTE	WDLCK	-	CPS2	CPS1	CPS0	ECF	01000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xD9			
Bit7:	0: PCA cont	CA behavior inues to fund	when CPU ction norma	is in Idle Modelly while the s	ystem contro		Mode.				
Bit6:	 PCA operation is suspended while the system controller is in Idle Mode. WDTE: Watchdog Timer Enable If this bit is set, PCA module 2 is used as the watchdog timer. Watchdog Timer disabled. Watchdog Timer disabled. 										
Bit5:	 PCA module 2 enabled as Watchdog Timer. WDLCK: Watchdog Timer Lock This bit locks/unlocks the Watchdog Timer Enable. When WDLCK is set, the Watchdog Timer may not be disabled until the next system reset. Watchdog Timer Enable unlocked. Watchdog Timer Enable locked. 										
Bit4: Bits3-1:		: PCA Count elect the time	ter/Timer Prebase source	alse Select. e for the PCA of	counter						
	CPS2			mebase	. 1 . 1						
	0	0	•	stem clock div	•						
	0	0	2	stem clock div ner 0 overflov	2						
	0	1		gh-to-low tran		CI (max rate =	= system clo	ock divided			
	1	0	0 Sy	stem clock							
	1	0	1 Ex	ternal clock di	vided by 8						
	1 1 0 Reserved										
	1 1 1 Reserved										
Bit0:	This bit sets 0: Disable th	the masking the CF interru	of the PCA pt.	Interrupt Enal Counter/Time erflow interrup	er Overflow			t.			



Figure 16.13. PCA0CPMn: PCA Capture/Compare Mode Registers

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PWM16	n ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	EECFn	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xDA, 0xDB,
								0xDC
PCA0CPI	Mn Address:		PM0 = 0xDA	. ,				
			PM1 = 0xDE	· · · ·				
		PCA0C	PM2 = 0xDC	C(n=2)				
Bit7:	PWM16n: 16							
	This bit select		le when Puls	e Width Mo	dulation mod	le is enabled	(PWMn = 1)).
	0: 8-bit PWM							
D'/(1: 16-bit PWN		·					
Bit6:	ECOMn: Con							
	This bit enabl 0: Disabled.	es/disables t	ne comparat	or function f	or PCA mod	ule II.		
	1: Enabled.							
Bit5:	CAPPn: Capt	ure Positive	Function En	able				
Dite	This bit enabl				for PCA mod	dule n.		
	0: Disabled.			0.1				
	1: Enabled.							
Bit4:	CAPNn: Capt	ure Negative	e Function E	nable.				
	This bit enabl	es/disables t	he negative of	edge capture	for PCA mo	dule n.		
	0: Disabled.							
	1: Enabled.							
Bit3:	MATn: Match							
	This bit enabl							
	counter with a	i module's ca	ipture/compa	ire register ca	use the CCF	n bit in PCA	0MD registe	er to be set to
	logic 1. 0: Disabled.							
	1: Enabled.							
Bit2:	TOGn: Toggl	e Function F	nable					
DII2.	This bit enabl			nction for PC	A module n	When enabl	ed. matches	of the PCA
	counter with a							
	the PWMn bi							66
	0: Disabled.		C ,	1				
	1: Enabled.							
Bit1:	PWMn: Pulse							
	This bit enabl							
	lated signal is							
	if PWM16n is	s set to logic	1. If the TO	Gn bit is also	set, the mod	dule operates	in Frequence	cy Output
	Mode.							
	0: Disabled.							
Bit0:	1: Enabled.	ure/Company	Flag Intorm	int Enghla				
DIIU.	ECCFn: Capt This bit sets the				Elag (CCEn)	interrunt		
	0: Disable CC			e, compare i		monupi.		
	1: Enable a Ca			errupt reaues	t when CCF	n is set.		
		· · · · · ·		1 .1				



Figure 16.14. PCA0L: PCA Counter/Timer Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000 SFR Address:			
								0xF9			
Bits 7-0:	Bits 7-0: PCA0L: PCA Counter/Timer Low Byte. The PCA0L register holds the low byte (LSB) of the 16-bit PCA Counter/Timer.										

Figure 16.15. PCA0H: PCA Counter/Timer High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
								00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
								0xFA		
Bits 7-0:	ts 7-0: PCA0H: PCA Counter/Timer High Byte.									
The PCA0H register holds the high byte (MSB) of the 16-bit PCA Counter/Timer.										


C8051F300/1/2/3



Figure 16.16. PCA0CPLn: PCA Capture Module Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xFB, 0xE9, 0xEB		
PCA0CPLn Address: $PCA0CPL0 = 0xFB (n = 0)$ PCA0CPL1 = 0xE9 (n = 1) PCA0CPL2 = 0xEB (n = 2)										
Bits7-0: PCA0CPLn: PCA Capture Module Low Byte. The PCA0CPLn register holds the low byte (LSB) of the 16-bit capture module n.										

Figure 16.17. PCA0CPHn: PCA Capture Module High Byte



C8051F300/1/2/3



17. C2 INTERFACE

C8051F300/1/2/3 devices include an on-chip Cygnal 2-Wire (C2) debug interface to allow FLASH programming, boundary scan functions, and in-system debugging with the production part installed in the end application. The C2 interface operates similar to JTAG, where the three JTAG data signals (TDI, TDO, TMS) are mapped into one bidirectional C2 data signal (C2D). See the C2 Interface Specification for details on the C2 protocol.

17.1. C2 Interface Registers

The following describes the C2 registers necessary to perform FLASH programming and boundary scan functions through the C2 interface. All C2 registers are accessed through the C2 interface as described in the C2 Interface Specification.




Figure 17.1. C2ADD: C2 Address Register

Figure 17.2. DEVICEID: C2 Device ID Register








Figure 17.3. REVID: C2 Revision ID Register




Figure 17.4. FPCTL: C2 FLASH Programming Control Register






Figure 17.5. FPDAT: C2 FLASH Programming Data Register






17.2. C2 Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging, FLASH programming, and boundary scan functions may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely 'borrow' the C2CK (normally /RST) and C2D (normally P0.7) pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in Figure 17.6.





The configuration in Figure 17.6 assumes the following:

- 1. The user input (b) cannot change state while the target device is halted.
- 2. The /RST pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.

C8051F300/1/2/3



Disclaimers

Life support: These products are not designed for use in life support appliances or systems where malfunction of these products can reasonably be expected to result in personal injury. Cygnal Integrated Products customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Cygnal Integrated Products for any damages resulting from such applications.

Right to make changes: Cygnal Integrated Products reserves the right to make changes, without notice, in the products, including circuits and/or software, described or contained herein in order to improve design and/or performance. Cygnal Integrated Products assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work infringement, unless otherwise specified.

CIP-51 is a trademark of Cygnal Integrated Products, Inc. MCS-51 and SMBus are trademarks of Intel Corporation. I^2C is a trademark of Philips Semiconductor.

CYGNAL INTEGRATED PRODUCTS 4301 Westbank Drive Suite B-100 Austin, TX 78746 <u>www.cygnal.com</u>