DISCRETE CERAMICS

DATA SHEET

ARV341 5%Array chip resistor size 4×0402

Product specification Supersedes data of 10th February 1999 File under Discrete Ceramics, ACM2 2000 Mar 21





Array chip resistor size 4×0402

ARV341 5%

FEATURES

- 4 × 0402 sized resistors in one package
- · Reduced size of final equipment
- · Low assembly costs
- Higher component and equipment reliability.

APPLICATIONS

- Motherboards
- · Notebook computers
- · Add-on cards
- Mobile phones
- PDA
- Dual In line Memory Module (DIMM).

DESCRIPTION

The resistors are constructed on a high grade ceramic body (aluminium oxide). Internal metal electrodes are added at each end and connected by a resistive paste which is applied to the top surface of the substrate. The composition of the paste is adjusted to give the approximate resistance required and the value is trimmed to within tolerance, by laser cutting of this resistive layer.

The resistive layer is covered with a protective coating. Finally, external end terminations are added. For ease of soldering the outer layer of these end terminations is a lead/tin alloy.

QUICK REFERENCE DATA

DESCRIPTION	VALUE	
Resistance range	10 Ω to 1 M Ω ; E24 series	
Resistance tolerance	±5%	
Temperature coefficient	≤±300 × 10 ⁻⁶ /K	
Absolute maximum dissipation at T _{amb} = 70 °C	0.063 W	
Maximum permissible voltage	50 V (DC or RMS)	
Operating temperature range	−55 to +125 °C	
Climatic category (IEC 60068)	55/125/56	
Basic specification	IEC 60115-8	

ORDERING INFORMATION

Table 1 Ordering code indicating resistor type and packaging

	ORDERING CODE 2350 033			
TYPE	PAPER TAPE ON REEL			
	5000 units	10000 units		
ARV341	10	11		
Jumper 0 Ω				
ARV341; see note 1	91002	91001		

Note

1. The jumper has a maximum resistance R_{max} = 50 $m\Omega$ and a rated current I_R = 1 A.

Ordering code (12NC)

- The resistors have a 12-digit ordering code starting with 2350 033
- The subsequent two digits indicate the resistor type and packaging; see Table 1.
- The remaining 3 digits indicate the resistance value:
 - The first 2 digits indicate the resistance value.
 - The last digit indicates the resistance decade in accordance with Table 2.

Table 2 Last digit of 12NC

RESISTANCE	LAST DIGIT
10 to 91 Ω	9
100 to 910 Ω	1
1 to 9.1 kΩ	2
10 to 91 kΩ	3
100 to 910 kΩ	4
1 ΜΩ	5

ORDERING EXAMPLE

The ordering code of an ARV341 resistor, value 100 Ω , supplied on paper tape of 5000 units per reel is: 2350 033 10101.

Array chip resistor size 4×0402

ARV341 5%

FUNCTIONAL DESCRIPTION

Product characterization

Standard values of nominal resistance are taken from the E24 series for resistors with a tolerance of $\pm 5\%$. The values of the E24 series are in accordance with "IEC publication 60063".

Limiting values

TYPE	LIMITING VOLTAGE ⁽¹⁾ (V)	LIMITING POWER (W)
ARV341	50	0.063

Note

 This is the maximum voltage that may be continuously applied to the resistor element, see "IEC publication 60115-8".

DERATING

The power that the resistor can dissipate depends on the operating temperature; see Fig.1.




Fig.1 Maximum dissipation (P_{max}) in percentage of rated power as a function of the ambient temperature (T_{amb}).

Array chip resistor size 4×0402

ARV341 5%

MECHANICAL DATA

Mass per 100 units

TYPE	MASS (g)	
ARV341	0.20	

Marking

There is no marking on the product; the product is marked on request.

PACKAGE MARKING

The packaging is marked and includes resistance value, tolerance, catalogue number, quantity, production period, batch number and source code.

Outlines




 Table 3
 Physical dimensions; see Fig.2

SYMBOL	YMBOL VALUE TOL.		UNIT
L	2.0	±0.10	mm
W	1.0	±0.10	mm
Т	0.5	±0.10	mm
А	0.2	±0.15	mm
В	0.2	±0.10	mm
Р	0.5	±0.10	mm
G	0.3	±0.10	mm
H ₁	0.3	±0.10	mm
H ₂	0.2	±0.05	mm

Array chip resistor size 4×0402

ARV341 5%

TESTS AND REQUIREMENTS

Essentially all tests are carried out in accordance with the schedule of "IEC publication 60115-8", category 55/125/56 (rated temperature range –55 to +125 °C; damp heat, long term, 56 days). The testing also covers the requirements specified by EIA, EIAJ and JIS.

The tests are carried out in accordance with IEC publication 60068, "Recommended basic climatic and mechanical robustness testing procedure for electronic components" and under standard atmospheric conditions according to "IEC 60068-1", subclause 5.3.

Unless otherwise specified the following values apply:

Temperature: 15 °C to 35 °C Relative humidity: 45% to 75% Air pressure: 86 kPa to 106 kPa (860 mbar to 1060 mbar).

In Table 4 the tests and requirements are listed with reference to the relevant clauses of "IEC publications 60115-8 and 60068"; a short description of the test procedure is also given. In some instances deviations from the IEC recommendations were necessary for our method of specifying.

All soldering tests are performed with mildly activated flux.

Table 4 Test procedures and requirements

IEC 60115-8 CLAUSE	IEC 60068-2 TEST METHOD	TEST	PROCEDURE	REQUIREMENTS
Tests in a	ccordance	with the schedule	of IEC publication 60115-8	
4.4.1		visual examination		no holes; clean surface; no damage
4.17	20 (Ta)	solderability	unmounted chips completely immersed for 2 ± 0.5 s in a solder bath at 235 ± 2 °C	good tinning (≥95% covered); no visible damage
4.18	20 (Tb)	resistance to	unmounted chips; 10 ±1 s; 260 ±5 °C	no visible damage
		soldering heat		ΔR/R max.: ±(1% +0.05 Ω)
4.29	45 (Xa)	component solvent resistance	isopropyl alcohol or H ₂ O followed by brushing in accordance with "MIL 202 F"	no visible damage
4.7		voltage proof on insulation	50 V (DC or RMS) during 1 minute metal block method	no breakdown or flashover
4.13		short time overload	room temperature; $P = 6.25 \times P_n$; 5 s (V \leq 2 \times V _{max})	Δ R/R max.: ±(2% +0.1 Ω)
4.33		bending	resistors mounted on a 90 mm glass	no visible damage
			epoxy resin PCB (FR4), bending: 5 mm	Δ R/R max.: ±(1% +0.05 Ω)
4.19	14 (Na)	rapid change of	30 minutes at LCT and	no visible damage
		temperature	30 minutes at UCT; 5 cycles	Δ R/R max.: ±(1% +0.05 Ω)
4.24.2	3 (Ca)	damp heat (steady state)	56 days; 40 ±2 °C; 93 +2/–3% RH; loaded with 0.01 P _n	Δ R/R max.: ±(3% +0.1 Ω)
4.25.1		endurance	1000 +48/ $-$ 0 hours; 70 \pm 2 °C; loaded with P _n or V _{max} ; 1.5 hours on and 0.5 hours off	Δ R/R max.: ±(3% +0.1 Ω)
4.23.2	27 (Ba)	endurance at upper category temperature	1000 +48/–0 hours; 125 °C; no load	Δ R/R max.: ±(3% +0.1 Ω)
4.8.4.2		temperature coefficient	at 20/LCT/20 °C and 20/UCT/20 °C	≤±300 × 10 ⁻⁶ /K

Array chip resistor size 4×0402

ARV341 5%

IEC 60115-8 CLAUSE	IEC 60068-2 TEST METHOD	TEST	PROCEDURE	REQUIREMENTS
Other tes	ts in accor	dance with IEC 601	15 clauses and IEC 60068 test method	
4.17	20 (Ta)	solderability (after ageing)	16 hours steam or 16 hours 155 °C; unmounted chips completely immersed for 2 ±0.5 s in a solder bath at 235 ±2 °C	good tinning (≥95% covered); no damage
4.6.1.1		insulation resistance	50 V (DC) after 1 minute, metal block method: 10 V	R_{ins} min.: 10 ³ MΩ
4.12		noise	IEC publication 60195 (measured with Quantech-equipment):	
			R ≤ 100 Ω	max. 0.316 μV/V (-10 dB)
			$100 \Omega < R \le 1 k\Omega$	max. 1 μV/V (0 dB)
			1 kΩ < R ≤ 10 kΩ	max. 3 μV/V (9.54 dB)
			10 kΩ < R ≤ 100 kΩ	max. 6 μV/V (15.56 dB)
			100 kΩ < R ≤ 1 MΩ	max. 10 μV/V (20 dB)
Other applicable tests				
	(JIS) C 5202 7.5	resistance to damp heat (steady state)	40 ±2 °C; 93 +2/–3% RH; loaded with P _n or V _{max} ; 1.5 hours on and 0.5 hours off	Δ R/R max.: ±(3% +0.1 Ω)
		leaching	unmounted chips 60 ±1 s; 260 ±5 °C	good tinning; no leaching